欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： AD9927BBCZ
廠商： ANALOG DEVICES INC
元件分類： 消費(fèi)家電
英文描述： 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
中文描述： SPECIALTY CONSUMER CIRCUIT, BGA128
封裝： 9 X 9 MM, LEAD FREE, MO-225, CSP_BGA-128
文件頁(yè)數(shù)： 95/100頁(yè)
文件大小： 784K
代理商： AD9927BBCZ
AD9927
Table 60. V-Sequence (VSEQ) Registers
Data
Bits
00
[0]
[1]
[5:2]
[9:6]
[13:10]
Rev. 0 | Page 95 of 100
Address
Default
Value
X
X
X
X
X
Update
Type
SCP
Name
CLPOBPOL
PBLKPOL
HOLD
VMASK_EN
CONCAT_GRP
Description
CLPOB start polarity.
PBLK start polarity.
1 = enable HOLD function for each VPAT group (A, B, C, D).
1 = enable FREEZE/RESUME for each VPAT group (A, B, C, D).
Combine multiple VPAT groups together in one sequence. Set register
equal to 0x01 to enable.
Defines V-alternation repetition mode.
00 = single pattern alternation for all groups.
01 = two pattern alternation for all groups.
10 = three-pattern alternation for Group A. Groups B, C, and D
follow pattern {0, 1, 1, 0, 1, 1…}.
11 = four-pattern alternation for Group A. Two-pattern alternation
for Groups B, C, and D.
Enable use of last repetition counter for last repetition length of each group.
Enable the fifth toggle position for all V-signals in each group.
Selection of HBLK modes.
00 = HBLK Mode 0 (normal six-toggle operation).
01 = HBLK Mode 1.
10 = HBLK Mode 2. (Address 0x19 to Address 0x1E operate differently.)
11 = test only, do not access.
HD line length for even lines.
HD line length for odd lines.
Selects which two toggle positions are used by each V-output when they
are configured as VSG pulses (Miscellaneous Register Address 0x1C, fixed
register area).
0 = use Toggles 1, 2; 1 = use Toggles 3, 4.
HD length Bit [13] for even lines when 14-bit H-counter is enabled.
HD length Bit [13] for odd lines when 14-bit H-counter is enabled.
Starting polarities for each V-output signal (Group A).
Starting polarities for each V-output signal (Group B).
Starting polarities for each V-output signal (Group C).
Starting polarities for each V-output signal (Group D).
Select which group each XV1 ~ XV12 signal is assigned to.
00 = Group A, 01 = Group B, 10 = Group C, 11 = Group D.
[1:0]: XV1; [3:2]: XV2 … [23:22]: XV12.
Select which group each XV13 ~ XV24 signal is assigned to.
00 = Group A, 01 = Group B, 10 = Group C, 11 = Group D.
[1:0]: XV13; [3:2]: XV14 … [23:22]: XV24.
Selected VPAT group for Group A, from VPAT Group 0 ~ 31.
Selected VPAT group for Group B, from VPAT Group 0 ~ 31.
Selected VPAT group for Group C, from VPAT Group 0 ~ 31.
Selected VPAT group for Group D, from VPAT Group 0 ~ 31.
Start position of selected V-Pattern Group A.
Length of selected V-Pattern Group A.
Number of repetitions for V-Pattern Group A for first lines.
Number of repetitions for V-Pattern Group A for second lines.
Number of repetitions for V-Pattern Group A for third lines.
Number of repetitions for V-Pattern Group A for fourth lines.
Start position of selected V-Pattern Group B.
Length of selected V-Pattern Group B.
Number of repetitions for V-Pattern Group B for odd lines.
Number of repetitions for V-Pattern Group B for even lines.
[15:14]
X
VREP_MODE
01
02
[19:16]
[23:20]
[25:24]
[12:0]
[25:13]
[23:0]
X
X
X
X
X
X
SCP
SCP
LASTREPLEN_EN
LASTTOG_EN
HBLK_MODE
HDLENE
HDLENO
VSGPATSEL
03
04
05
06
07
[24]
[25]
[23:0]
[23:0]
[23:0]
[23:0]
[23:0]
X
X
X
X
X
SCP
SCP
SCP
SCP
SCP
HDLENE_13
HDLENO_13
VPOL_A
VPOL_B
VPOL_C
VPOL_D
GROUPSEL_0
08
[23:0]
X
SCP
GROUPSEL_1
09
0A
0B
0C
0D
0E
[4:0]
[9:5]
[14:10]
[19:15]
[12:0]
[25:13]
[12:0]
[25:13]
[12:0]
[25:13]
[12:0]
[25:13]
[12:0]
[25:13]
X
X
X
X
X
X
X
X
X
X
X
X
X
X
SCP
SCP
SCP
SCP
SCP
SCP
VPATSELA
VPATSELB
VPATSELC
VPATSELD
VSTARTA
VLENA
VREPA_1
VREPA_2
VREPA_3
VREPA_4
VSTARTB
VLENB
VREPB_ODD
VREPB_EVEN
相關(guān)PDF資料
PDF描述
AD9927BBCZRL 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
AD9929BBCZ CCD Signal Processor with Precision Timing Generator
AD9929 CCD Signal Processor with Precision Timing Generator
AD9937 CCD Signal Processor with Precision Timing⑩ Generator
AD9937KCP CCD Signal Processor with Precision Timing⑩ Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9927BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9928 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Channel 14-Bit CCD Signal Processor with V-Driver and Precision Timing Generator
AD9928BBCZ 功能描述:IC CCD SIGNAL PROCESSR 128CSPBGA RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
AD9928BBCZ-60 制造商:Analog Devices 功能描述:- Trays
AD9928BBCZRL 功能描述:IC CCD SIGNAL PROCESSR 128CSPBGA RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 新竹市| 万荣县| 黄浦区| 集安市| 扎囊县| 佳木斯市| 前郭尔| 邛崃市| 大荔县| 伽师县| 瑞昌市| 徐州市| 浮山县| 霞浦县| 同心县| 双柏县| 吉安县| 云龙县| 青海省| 遵义市| 手游| 高青县| 彝良县| 太仓市| 庆云县| 历史| 金湖县| 望江县| 炎陵县| 云龙县| 万盛区| 岳池县| 合阳县| 崇信县| 平和县| 镇平县| 台州市| 武安市| 都兰县| 资阳市| 广灵县|