- 您現在的位置：買賣IC網 > PDF目錄373971 > AD9927BBCZRL (ANALOG DEVICES INC) 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator PDF資料下載
參數資料
| 型號： | AD9927BBCZRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, BGA128 |
| 封裝： | 9 X 9 MM, LEAD FREE, MO-225, CSP_BGA-128 |
| 文件頁數： | 84/100頁 |
| 文件大小： | 784K |
| 代理商： | AD9927BBCZRL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
AD9927
UPDATING NEW REGISTER VALUES
The AD9927’s internal registers are updated at different times,
depending on the particular register. Table 47 summarizes the
four register update types: SCK, VD, SG-Line, and SCP. Tables
in the Complete Register Listing section also contain an Update
Type column that identifies when each register is updated.
Rev. 0 | Page 84 of 100
SCK Updated
—As soon as the 28th data bit (D27) is clocked
in, some registers are immediately updated. These registers
are used for functions that do not require gating with the next
VD boundary, such as power-up and reset functions.
VD Updated
—More registers are updated at the next VD
falling edge. By updating these values at the next VD edge,
the current field is not corrupted and the new register values
are applied to the next field. The VD update can be further
delayed past the VD falling edge by using the UPDATE
register (Address 0x17). This delays the VD-updated register
updates to any HD line in the field. Note that the field
registers are not affected by the UPDATE register.
SG-Line Updated
—A few of the shutter registers are updated
at the HD falling edge at the start of the SG active line. These
registers control the SUBCK signal so that the SUBCK output
is not updated until the SG line occurs.
SCP Updated
—At the next SCP where they are used, the
V-pattern group and V-sequence registers are updated. For
example, in Figure 101 this field has selected Region 1 to use
VSEQ3 for the vertical outputs. This means that a write to
any of the VSEQ3 registers, or any of the V-pattern group
registers, which are referenced by VSEQ3, updates at SCP1. If
multiple writes are done to the same register, the last one
done before SCP1 is the one that is updated. Likewise,
register writes to any VSEQ5 registers are updated at SCP2,
and register writes to any VSEQ8 registers are updated at
SCP3.
Caution
It is recommended that the registers in the configurable address
area not be written within 36 pixels of any HD falling edge
where a sequence change position (SCP) occurs. See Figure 91
and Figure 92 for an example of what this inhibit area looks like
in master and slave modes. This restriction applies to the V-
pattern, V-sequence, and field registers. As shown in Figure
101, writing to these registers before the VD falling edge
typically avoids loading these registers during SCP locations.
Table 47. Register Update Locations
Update Type
SCK
VD
Description
When the 28th data bit (D27) is clocked in, the register is immediately updated.
Register is updated at the VD falling edge. VD-updated registers can be delayed further by using the UPDATE register at
Address 0x17. FIELD registers are not affected by the UPDATE register.
Register is updated at the HD falling edge at the start of the SG-active line.
Register is updated at the next SCP when the register is used.
SG-Line
SCP
VD
REGION 0
HD
SCP1
SCP2
SCP3
REGION 1
REGION 2
REGION 3
VSG
SGLINE
SCP0
SERIAL
WRITE
SCK
UPDATED
SCP0
VD
UPDATED
SG
UPDATED
SCP
UPDATED
XV1 TO XV24
USE VSEQ2
USE VSEQ3
USE VSEQ5
USE VSEQ8
0
Figure 101. Register Update Locations (See Table 47 for Definitions)
相關PDF資料 |
PDF描述 |
|---|---|
| AD9929BBCZ | CCD Signal Processor with Precision Timing Generator |
| AD9929 | CCD Signal Processor with Precision Timing Generator |
| AD9937 | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937KCP | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937KCPRL | TVPS00RF-25-35PB W/ PC CONTACT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9928 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Channel 14-Bit CCD Signal Processor with V-Driver and Precision Timing Generator |
| AD9928BBCZ | 功能描述:IC CCD SIGNAL PROCESSR 128CSPBGA RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| AD9928BBCZ-60 | 制造商:Analog Devices 功能描述:- Trays |
| AD9928BBCZRL | 功能描述:IC CCD SIGNAL PROCESSR 128CSPBGA RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| AD9928XBCZ-60 | 功能描述:IC CCD SIGNAL PROCESSOR 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態:上次購買時間 類型:CCD 信號處理器，14 位 應用:照相機 安裝類型:表面貼裝 封裝/外殼:128-LFBGA，CSPBGA 供應商器件封裝:128-CSPBGA（9x9） 標準包裝:1 |
發布緊急采購，3分鐘左右您將得到回復。