- 您現在的位置：買賣IC網 > PDF目錄373971 > AD9942 (Analog Devices, Inc.) Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core PDF資料下載
參數資料
| 型號： | AD9942 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core |
| 中文描述： | 雙通道，14位CCD信號處理器核心精確定時⑩ |
| 文件頁數： | 17/36頁 |
| 文件大小： | 452K |
| 代理商： | AD9942 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9942
Table 11. CHN_A and CHN_B CLPOB Register Map
Address Data Bit Content
20
[3:0]
21
[23:0]
22
[23:0]
23
[23:0]
24
[23:0]
25
[7:0]
26
[11:0]
27
[11:0]
28
[11:0]
Rev. A | Page 17 of 36
Default (Hex)
F
FFFFFF
FFFFFF
FFFFFF
FFFFFF
00
FFF
FFF
FFF
Name
CLPOBPOL
CLPOBTOG_0
CLPOBTOG_1
CLPOBTOG_2
CLPOBTOG_3
CLPOBSPTR
CLPOBSCP1
CLPOBSCP2
CLPOBSCP3
Description (the CLPOBSCP0 Always Starts at Line 0)
Start polarities for CLPOB Sequences 0, 1, 2, and 3.
Sequence 0. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
Sequence 1. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
Sequence 2. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
Sequence 3. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
CLPOB sequence pointers for Region 0 [1:0], 1 [3:2], 2 [5:4], and 3 [7:6].
CLPOB sequence—Change Position 1.
CLPOB sequence—Change Position 2.
CLPOB sequence—Change Position 3.
Table 12. PBLK Register Map
Address Data Bit Content
30
[3:0]
31
[23:0]
32
[23:0]
33
[23:0]
34
[23:0]
35
[7:0]
36
[11:0]
37
[11:0]
38
[11:0]
Default (Hex)
F
FFFFFF
FFFFFF
FFFFFF
FFFFFF
00
FFF
FFF
FFF
Name
PBLKPOL
PBLKTOG_0
PBLKTOG_1
PBLKTOG_2
PBLKTOG_3
PBLKSPTR
PBLKSCP1
PBLKSCP2
PBLKSCP3
Description (the PBLKSCP0 Always Starts at Line 0)
Start polarities for PBLK Sequences 0, 1, 2, and 3.
Sequence 0. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
Sequence 1. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
Sequence 2. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
Sequence 3. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
PBLK Sequence Pointers for Region 0 [1:0], 1 [3:2], 2 [5:4], and 3 [7:6].
PBLK sequence—Change Position 1.
PBLK sequence—Change Position 2.
PBLK sequence—Change Position 3.
Table 13. HBLK Register Map
Address Data Bit Content
40
[0]
41
[0]
42
[0]
43
[3:0]
44
[23:0]
45
[23:0]
46
[23:0]
47
[23:0]
48
[23:0]
49
[23:0]
4A
[23:0]
4B
[23:0]
4C
[23:0]
4D
[23:0]
4E
[23:0]
4F
[23:0]
50
[7:0]
51
[11:0]
52
[11:0]
53
[11:0]
Default (Hex)
0
0
1
F
FFFFFF
FFFFFF
FFFFFF
FFFFFF
FFFFFF
FFFFFF
FFFFFF
FFFFFF
FFFFFF
FFFFFF
FFFFFF
FFFFFF
00
FFF
FFF
FFF
Name
TESTMODE
TESTMODE
TESTMODE
HBLKMASK
HBLKTOG12_0
HBLKTOG34_0
HBLKTOG56_0
HBLKTOG12_1
HBLKTOG34_1
HBLKTOG56_1
HBLKTOG12_2
HBLKTOG34_2
HBLKTOG56_2
HBLKTOG12_3
HBLKTOG34_3
HBLKTOG56_3
HBLKSPTR
HBLKSCP1
HBLKSCP2
HBLKSCP3
Description (the HBLKSCP0 Always Starts at Line 0)
Test mode. Always set = 0 if accessed.
Test mode. Always set = 0 if accessed.
Test mode. Always set = 1 if accessed.
HBLK internal masking polarity. 0 = mask H1 low; 1 = mask H1 high.
Sequence 0. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
Sequence 0. Toggle Position 3 [11:0] and Toggle Position 4 [23:12].
Sequence 0. Toggle Position 5 [11:0] and Toggle Position 6 [23:12].
Sequence 1. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
Sequence 1. Toggle Position 3 [11:0] and Toggle Position 4 [23:12].
Sequence 1. Toggle Position 5 [11:0] and Toggle Position 6 [23:12].
Sequence 2. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
Sequence 2. Toggle Position 3 [11:0] and Toggle Position 4 [23:12].
Sequence 2. Toggle Position 5 [11:0] and Toggle Position 6 [23:12].
Sequence 3. Toggle Position 1 [11:0] and Toggle Position 2 [23:12].
Sequence 3. Toggle Position 3 [11:0] and Toggle Position 4 [23:12].
Sequence 3. Toggle Position 5 [11:0] and Toggle Position 6 [23:12].
HBLK sequence pointers for Region 0 [1:0], 1 [3:2], 2 [5:4], and 3 [7:6].
HBLK sequence—Change Position 1.
HBLK sequence—Change Position 2.
HBLK sequence—Change Position 3.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9942BBCZ | Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core |
| AD9942BBCZRL | Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core |
| AD9943 | Label Printer Tape RoHS Compliant: NA |
| AD9944 | Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9943KCPZRL | Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9942BBCZ | 功能描述:IC PROCESSOR SGNL 14B 100CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD9942BBCZRL | 功能描述:IC PROCESSOR SGNL 14B 100CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD9943 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors |
| AD9943KCP | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk |
| AD9943KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R |
發布緊急采購，3分鐘左右您將得到回復。