欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9942
廠商: Analog Devices, Inc.
英文描述: Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core
中文描述: 雙通道,14位CCD信號處理器核心精確定時⑩
文件頁數: 18/36頁
文件大小: 452K
代理商: AD9942
AD9942
Table 14. CHN_A and CHN_B H1 to H4, RG, SHP, SHD Register Map
Address Data Bit Content
Default (Hex)
60
[12:0]
01001
Rev. A | Page 18 of 36
Name
H1CONTROL
Description
H1 signal control. Polarity [0] (0 = inversion; 1 = no inversion).
H1 positive edge location [6:1].
H1 negative edge location [12:7].
RG signal control. Polarity [0] (0 = inversion; 1 = no inversion).
RG positive-edge location [6:1].
RG negative-edge location [12:7].
Drive-strength control for H1X [2:0], H2X [5:3], H3X [8:6], H4X [11:9],
and RG_X [14:12].
Drive-current values: 0 = off, 1 = 4.3 mA, 2 = 8.6 mA, 3 = 12.9 mA,
4 = 17.2 mA, 5 = 21.5 mA, 6 = 25.8 mA, 7 = 30.1 mA.
SHP/SHD sample control. SHP sampling location [5:0]. SHD sampling
location [11:6].
DOUT phase control.
61
[12:0]
00801
RGCONTROL
62
[14:0]
0
DRVCONTROL
63
[11:0]
00024
SAMPCONTROL
64
[5:0]
0
DOUTPHASE
Table 15. CHN_A and CHN_B AFE Operation Register Detail
Address Data Bit Content
Default (Hex)
00
[1:0]
0
[2]
1
[3]
0
[4]
0
[5]
0
[7:6]
0
[8]
0
[9]
0
[11:10]
0
Name
PWRDOWN
CLPENABLE
CLPSPEED
FASTUPDATE
PBLK_LVL
TEST MODE
DCBYP
TESTMODE
TESTMODE
Description
0 = normal operation; 1 = reference standby; 2/3 = total power-down.
0 = disable CLPOB; 1 = enable CLPOB.
0 = select normal CLPOB settling; 1 = select fast CLPOB settling.
0 = ignore VGA update; 1 = very fast clamping when VGA is updated.
DOUT value during PBLK; 0 = blank to zero; 1 = blank to clamp level.
Internal test mode. Should always be set = 3.
0 = enable dc restore circuit; 1 = bypass dc restore circuit during PBLK.
Test operation only. Set = 0.
Test operation only. Set = 0.
Table 16. CHN_A and CHN_B AFE Control Register Detail
Address Data Bit Content
03
[1:0]
[2]
[3]
[4]
[5]
Default (Hex)
0
1
0
0
0
Name
TESTMODE
TESTMODE
DOUTDISABLE
DOUTLATCH
GRAYENCODE
Description
Test operation only. Set = 0.
Test operation only. Set = 0.
0 = data outputs are driven; 1 = data outputs are three-stated.
0 = latch data outputs with DOUT phase; 1 = output latch transparent.
0 = binary encode data outputs; 1 = gray encode data outputs.
相關PDF資料
PDF描述
AD9942BBCZ Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core
AD9942BBCZRL Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core
AD9943 Label Printer Tape RoHS Compliant: NA
AD9944 Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors
AD9943KCPZRL Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors
相關代理商/技術參數
參數描述
AD9942BBCZ 功能描述:IC PROCESSOR SGNL 14B 100CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
AD9942BBCZRL 功能描述:IC PROCESSOR SGNL 14B 100CSPBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
AD9943 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors
AD9943KCP 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:10 BIT 25 MHZ LOW COST ANALOG FRONT END - Bulk
AD9943KCPRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V 32-Pin LFCSP EP T/R
主站蜘蛛池模板: 沭阳县| 天气| 上虞市| 盘锦市| 宁陵县| 都兰县| 武威市| 谢通门县| 太湖县| 宜兰县| 盐边县| 星子县| 化隆| 南江县| 肇东市| 全州县| 祁门县| 临夏县| 瑞昌市| 涟源市| 南皮县| 辉县市| 邯郸市| 石台县| 宜州市| 毕节市| 开鲁县| 镇江市| 将乐县| 沈丘县| 万宁市| 揭西县| 盐津县| 万盛区| 达日县| 临沂市| 闸北区| 潼关县| 夏津县| 阿坝| 大同县|