- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373975 > ADATE207BBP (ANALOG DEVICES INC) Quad Pin Timing Formatter PDF資料下載
參數(shù)資料
| 型號： | ADATE207BBP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | Quad Pin Timing Formatter |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封裝： | MO-192-BAL-2, LBGA-256 |
| 文件頁數(shù)： | 10/36頁 |
| 文件大小： | 374K |
| 代理商： | ADATE207BBP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ADATE207
Pin No.
H2
Rev. 0 | Page 10 of 36
Mnemonic
COMP_L_CH1_T
Input/Output
1
A, I, O
Type
Analog
Description
Center Tap. Center tap of two 50 Ω
r
esistor
terminations for the low comparator
differential inputs of Channel 1.
Center Tap. Center tap of two 50 Ω resistor
terminations for the low comparator
differential Inputs of Channel 2.
Center Tap. Center tap of two 50 Ω resistor
terminations for the low comparator
differential inputs of Channel 3.
Center Tap. Center tap of two 50 Ω resistor
terminations for the high comparator
differential inputs of Channel 0.
Center Tap. Center tap of two 50 Ω resistor
terminations for the high comparator
differential inputs of Channel 1.
Center Tap. Center tap of two 50 Ω resistor
terminations for the high comparator
differential inputs of Channel 2.
Center Tap. Center tap of two 50 Ω resistor
terminations for the high comparator
differential inputs of Channel 3.
Bidirectional Multiplexed Address/Data Bus
for CSR Register Access. Clocked by MCLK.
M20
COMP_L_CH2_T
A, I, O
Analog
H19
COMP_L_CH3_T
A, I, O
Analog
M4
COMP_H_CH0_T
A, I, O
Analog
H3
COMP_H_CH1_T
A, I, O
Analog
M17
COMP_H_CH2_T
A, I, O
Analog
H18
COMP_H_CH3_T
A, I, O
Analog
W15, V15, Y16, W16, Y17,
W17, U16, V17, U18, T17,
U19, U20, T19, T20, R18, R19
U13
CS_AD[15:0]
I, O
LVCMOS25
CS_AS
I
LVCMOS25
Address Strobe for the Address/Data Bus.
Clocked by MCLK.
Read/Write Bar Signal for the Address Data
Bus. High for reads. Clocked by MCLK.
Mode Pin for Clock Generation. Tie to Logic
low for normal operation.
Positive Portion of the Master Clock Signal.
Negative Portion of the Master Clock Signal.
Reset Bar. Active low power-on reset signal.
Scan Chain Data In. Tie to Logic high for
normal operation.
Scan Chain Data Out.
Scan Chain Clock. Tie to Logic high for
normal operation.
Scan Chain Mode. Tie to Logic high for
normal operation.
Active Low Scan Chain Reset. Tie to Logic low
for normal operation.
Controls the output current of the differential
open drain outputs.
Thermal Sensing Diode Anode. Force current
and measure voltage to measure die
temperature stability.
Must be connected to VSS.
No Connect. Must be left unconnected.
V14
CS_RW_B
I
LVCMOS25
Y15
CLKGEN_MD_EN
I
LVCMOS25
L1
K2
R4
D19
MCLK_P
MCLK_N
RESET_B
TDI
D, I
D, I
I
I
LVCMOS25
LVCMOS25
LVCMOS25
LVCMOS25
C8
A7
TDO
TCK
O
I
LVCMOS25
LVCMOS25
D18
TMS
I
LVCMOS25
E17
TRST_B
I
LVCMOS25
R1
REF_1K
A, I, O
Analog
P3
T_DIODE
A, I, O
Analog
T2
F2, F1, F19, F20, T1, R3, R2,
R20, N4, N17, P18
R17, U15, D9, D11, D12, D13,
U10, U9, V7, V5
U8, U6, T18, V16
C9, C11, C13, C15, V11, V9
A3 to A1
TESTMODE
NC
I
LVCMOS25
SHIELD
IOVSS
A, I, O, P
P
GND
GND
Connect to VSS.
Power, 0.0 V.
IOVDD
IOVDD
VSS
P
P
P
VDD
Power, 2.5 V.
Power, 2.5 V.
Power, 0.0 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADATE207BBPZ | Quad Pin Timing Formatter |
| ADAU1401 | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ-RL | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1513 | Class-D Audio Power Stage |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADATE207BBPZ | 功能描述:IC TIMING FORMATTER QUAD 256BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ADATE209 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver |
| ADATE209BBCZ | 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube |
| ADATE209BCPZ | 制造商:Analog Devices 功能描述: |
| ADATE302-02 | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。