- 您現在的位置：買賣IC網 > PDF目錄373975 > ADATE207BBP (ANALOG DEVICES INC) Quad Pin Timing Formatter PDF資料下載
參數資料
| 型號： | ADATE207BBP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | Quad Pin Timing Formatter |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封裝： | MO-192-BAL-2, LBGA-256 |
| 文件頁數： | 18/36頁 |
| 文件大?。?/td> | 374K |
| 代理商： | ADATE207BBP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ADATE207
CONTROL AND STATUS REGISTER INTERFACE
The ADATE207 uses a general-purpose, 16-bit bidirectional,
multiplexed address data bus for computer access of the control
and status registers of the part. All bus activity is registered at
the interface synchronous to the master clock (MCLK), which
is also used by the part for delay timing. Operations the bus
supports include random access reads and writes, as well as
the ability to access blocks of registers in burst.
Rev. 0 | Page 18 of 36
A description of each register is contained in the Control and
Status Registers section of this document.
READ/WRITE FUNCTION
The control and status register (CSR) bus interface supports the
following functionalities:
The ability to enable groups of channels for write
operations, allowing simultaneous programming across all
the designated channels.
The ability to select any single channel, or group of
channels, to poll (read) status (where the return value is the
bitwise logical OR of the status returned from each of the
designated channels).
The ability to read or write in a single burst operation to a
sequential block of registers significantly reducing the time
required to program the internal memories.
In multiplexing the address and data on the bus, each operation
takes at least two cycles to complete. In all cases, read or write,
the first cycle provides the 16-bit address. This cycle is followed
by one or more data cycles. The quantity of data cycles is
dependent on the activity on the CS_AD and CS_RW_B lines,
which determine the type of operation to perform.
The 16-bit address provided in the first cycle is comprised of
two 5-bit address fields and an additional control field of 6-bits
as shown in Table 12. The control field extends the associated
5-bit register address in use by steering the address and data to
one or more banks of registers within the part.
Register address space consists of five identifiable banks or
groups of register implementations. These include one set of
registers for each of the four channels and a fifth or common
register space. Five bits of addressing are available to all five
address spaces. The bank of registers for each channel duplicates
the other in function and address, allowing a single write
operation to be steered to multiple channels for simultaneous
programming. The fifth bank of registers provides shared
functions, common to all four channels, whose address range is
mapped outside of the register address space used by the
individual channel functions.
All single register, random access operations are performed
with the burst bit of the control field disabled. For these types
of transactions, the 5-bit stop address field is ignored, and the
5-bit start address field is used as the register address of the
operation.
Table 12. Address Bus Decoding
Address Bits
Bit 15
Bit 14
Description
Burst Enable.
1 = initiate burst mode operation.
0 = enable normal read or write transactions.
Common Enable. When set to 1, enables reads or writes to the common registers. This enable is valid in
either normal or burst modes.
Channel 3 Enable. When set to 1, enables reads or writes to Channel 3. This enable is valid in either
normal or burst modes.
Channel 2 Enable. When set to 1, enables reads or writes to Channel 2. This enable is valid in either
normal or burst modes.
Channel 1 Enable. When set to 1, enables reads or writes to Channel 1. This enable is valid in either
normal or burst modes.
Channel 0 Enable. When set to 1, enables reads or writes to Channel 0. This enable is valid in either
normal or burst modes.
Burst Stop Address. Used to set the last CSR address to read to, or write from, before looping back to the
burst start address. This address is only valid when burst enable is set to 1.
CSR Address (Burst Enable = 0). Used to set the CSR address for reading or writing.
Burst Start Address (Burst Enable = 1). Used to set the first CSR address to read to, or write from, when
bursting data. Burst writes or reads incrementally access successive registers up to, and including, the
burst stop address.
Bit 13
Bit 12
Bit 11
Bit 10
Bits[09:05]
Bits[04: 00]
相關PDF資料 |
PDF描述 |
|---|---|
| ADATE207BBPZ | Quad Pin Timing Formatter |
| ADAU1401 | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ-RL | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1513 | Class-D Audio Power Stage |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADATE207BBPZ | 功能描述:IC TIMING FORMATTER QUAD 256BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1 系列:- 類型:時鐘/頻率發生器，多路復用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ADATE209 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver |
| ADATE209BBCZ | 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube |
| ADATE209BCPZ | 制造商:Analog Devices 功能描述: |
| ADATE302-02 | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU |
發布緊急采購，3分鐘左右您將得到回復。