- 您現在的位置：買賣IC網 > PDF目錄373975 > ADATE207BBP (ANALOG DEVICES INC) Quad Pin Timing Formatter PDF資料下載
參數資料
| 型號： | ADATE207BBP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | Quad Pin Timing Formatter |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封裝： | MO-192-BAL-2, LBGA-256 |
| 文件頁數： | 22/36頁 |
| 文件大小： | 374K |
| 代理商： | ADATE207BBP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ADATE207
CHANNEL SPECIFIC AND COMMON REGISTERS
Detailed register descriptions divided into channel-specific and common registers.
Rev. 0 | Page 22 of 36
Channel Specific Registers
Name:
Address:
Type:
Comparator and Fail Status
0x00
Read
Table 14. Comparator and Fail Status
Position
Description
Bits[15:08]
Not used.
Bit 07
Edge Error: Edges Longer Than 4 T0 Cycles. This occurs when the edge delay counters are reloaded
before they complete counting down, thus, causing a missing edge.
Bit 06
Edge Error: Out of Order Edge Strobes. This occurs when one or more edge delay counters complete
counting out of order (wrong action code is paired with an edge), or two edge delay counters complete
counting at the same CLK400 edge (causing a missing edge).
Bit 05
Edge Error: Adder Overflow. This occurs when the residue or calibration constant adders overflow
causing edge delays to wrap around. This results in incorrect edge timing.
Bit 04
Edge Error: Two Edges Too Close. This occurs when either the drive or compare verniers receive
nonincreasing delay values in back-to-back CLK400 cycles. The verniers become unsynchronized
and cause incorrect edge timing thereafter.
Bits[03:00]
Accumulated Fail Registers. These four data bits provide up to four possible DUT failures—one for each
edge delay. The bits are decoded as follows:
Bit 00 = D0 edge or window failures.
Bit 01 = D1 edge failure or D0/D1 window failures.
Bit 02 = D2 edge or window failures.
Bit 03 = D3 edge failure or a D3/D2 window failure.
Reset State
0x00
0x0
0x0
0x0
0x0
0x0
Name:
Address:
Type:
Fail Counter Low
0x01
Read/Write
Table 15. Fail Counter Low
Position
Bits[15:00]
Description
Fail Counter Data Low Order Bits. This field contains the 16 LSBs of the fail counter. This register and the
fail counter data high register represent a binary encoded, 32-bit, number of fail events (up to 4 fail events
per T0 period) detected during the last pattern burst.
The CPU reads this register while the pattern is bursting, capturing a snapshot of the fail count at the time
of reading the low register. Writes during pattern burst can produce indeterminate results if fails are
occurring during the write cycle.
The CPU must read the contents of the counter by performing sequential reads from the fail counter low
register followed by a read from the fail counter high register. Reading from the fail counter low register
performs the transfer of data from the counter to a temporary holding register. Reading from the fail
counter high register reads solely from the temporary holding register.
For diagnostics, the CPU can preload the contents of the counter by performing sequential writes to the
Fail Counter CHx data low register followed by a write to the Fail Counter Chx data high register. Writing to
the Fail Counter Chx data high register performs the transfer of data from temporary holding registers to
the 32-bit counter.
Reset State
0x0000
相關PDF資料 |
PDF描述 |
|---|---|
| ADATE207BBPZ | Quad Pin Timing Formatter |
| ADAU1401 | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ-RL | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1513 | Class-D Audio Power Stage |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADATE207BBPZ | 功能描述:IC TIMING FORMATTER QUAD 256BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ADATE209 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver |
| ADATE209BBCZ | 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube |
| ADATE209BCPZ | 制造商:Analog Devices 功能描述: |
| ADATE302-02 | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU |
發(fā)布緊急采購，3分鐘左右您將得到回復。