- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373975 > ADATE207BBP (ANALOG DEVICES INC) Quad Pin Timing Formatter PDF資料下載
參數(shù)資料
| 型號(hào)： | ADATE207BBP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 消費(fèi)家電 |
| 英文描述： | Quad Pin Timing Formatter |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封裝： | MO-192-BAL-2, LBGA-256 |
| 文件頁(yè)數(shù)： | 31/36頁(yè) |
| 文件大小： | 374K |
| 代理商： | ADATE207BBP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
ADATE207
Position
Bit 01
Bit 00
Rev. 0 | Page 31 of 36
Description
Fail Counters Clear.
Writing a 1 to this bit creates a pulse to clear the fail counters for all channels.
Writing a 0 has no affect.
Soft Reset. Writing this register bit to a Logic 1 causes the ADATE207 to generate a software reset. This
is logically equivalent to a hard reset via the I_RESET_B pin. All logic and registers
are reset.
Reset State
0x0
0x0
Name:
Address:
Type:
Round Trip Delay Value
0x1A
Read/Write
Table 34. Round Trip Delay Value
Position
Bits[15:05]
Bits[4:00]
Description
Not Used.
Round Trip Delay Value. Programs the round-trip delay from the ADATE207 drive to compare pins, in
units of 2.5 ns. The maximum delay is 80 ns (value = 31) and the minimum delay is 2.5 ns (value = 0).
Reset State
0x000
0x0
Name:
Address:
Type:
T0 Alignment Pipeline Depth
0x1B
Read/Write
Table 35. T0 Alignment Pipeline Depth
Position
Description
Bits[15:05]
Not Used.
Bits[04:00]
T0 Alignment Pipeline Depth. This pipeline value matches the edge generation delay for compare
edges thereby correctly aligning compare fails and DUT data to the T0 pipeline. It should be
programmed no higher than 30 and ≥ 10.5+ RTD/4.
TMU Channel Select
This register selects one of four channels to independently direct to the TMU arm, start, and stop buses.
Reset State
0x000
0x0
Name:
Address:
Type:
TMU Channel Select
0x1C
Read/Write
Table 36. TMU Channel Select
Position
Bits[15:12]
Bit 11
Bits[10:08]
Bit 07
Bits[06:04]
Description
Not Used.
TMU Stop Enable. A zero tristates the TMU stop output.
TMU Stop, Channel Select Multiplexer. A binary encoded data field.
0x0 selects Channel 0 comparator high.
0x1 selects Channel 0 comparator low.
0x2 selects Channel 1 comparator high.
0x3 selects Channel 1 comparator low.
0x4 selects Channel 2 comparator high.
0x5 selects Channel 2 comparator low.
0x6 selects Channel 3 comparator high.
0x7 selects Channel 3 comparator low.
TMU Start Enable. A zero tristates the TMU stop output.
TMU Start, Channel Select Multiplexer. A binary encoded data field.
Reset State
0x00
0
0x00
0
0x00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADATE207BBPZ | Quad Pin Timing Formatter |
| ADAU1401 | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ-RL | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1513 | Class-D Audio Power Stage |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADATE207BBPZ | 功能描述:IC TIMING FORMATTER QUAD 256BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱(chēng):296-6719-6 |
| ADATE209 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4.0 Gbps Dual Driver |
| ADATE209BBCZ | 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube |
| ADATE209BCPZ | 制造商:Analog Devices 功能描述: |
| ADATE302-02 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。