欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EP2AGX125EF29C5N
廠商: Altera
文件頁數: 64/90頁
文件大小: 0K
描述: IC ARRIA II GX FPGA 125K 780FBGA
產品培訓模塊: Arria II GX FPGA
Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 4
系列: Arria II GX
LAB/CLB數: 4964
邏輯元件/單元數: 118143
RAM 位總計: 8315904
輸入/輸出數: 372
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 780-BBGA
供應商設備封裝: 780-FBGA(29x29)
其它名稱: 544-2645
Chapter 1: Device Datasheet for Arria II Devices
1–59
Switching Characteristics
December 2013
Altera Corporation
Table 1–49 lists the embedded memory block specifications for Arria II GZ devices.
Table 1–49. Embedded Memory Block Performance Specifications for Arria II GZ Devices (Note 1)
Memory
Mode
Resources Used
Performance
Unit
ALUTs
TriMatrix
Memory
C3
I3
C4
I4
MLAB
Single port 64 × 10
0
1
500
450
MHz
Simple dual-port 32 × 20
0
1
500
450
MHz
Simple dual-port 64 × 10
0
1
500
450
MHz
ROM 64 × 10
0
1
500
450
MHz
ROM 32 × 20
0
1
500
450
MHz
M9K
Block (2)
Single-port 256 × 36
0
1
540
475
MHz
Simple dual-port 256 × 36
0
1
490
420
MHz
Simple dual-port 256 × 36, with the
read-during-write option set to Old
Data
0
1
340
300
MHz
True dual port 512 × 18
0
1
430
370
MHz
True dual-port 512 × 18, with the
read-during-write option set to Old
Data
0
1
335
290
MHz
ROM 1 Port
0
1
540
475
MHz
ROM 2 Port
0
1
540
475
MHz
Min Pulse Width (clock high time)
800
850
ps
Min Pulse Width (clock low time)
625
690
ps
M144K
Block (2)
Single-port 2K × 72
0
1
440
400
380
350
MHz
Simple dual-port 2K × 72
0
1
435
375
385
325
MHz
Simple dual-port 2K × 72, with the
read-during-write option set to Old
Data
0
1
240
225
205
200
MHz
Simple dual-port 2K × 64 (with ECC)
0
1
300
295
255
250
MHz
True dual-port 4K × 36
0
1
375
350
330
310
MHz
True dual-port 4K × 36, with the
read-during-write option set to Old
Data
0
1
230
225
205
200
MHz
ROM 1 Port
0
1
500
450
435
420
MHz
ROM 2 Port
0
1
465
425
400
MHz
Min Pulse Width (clock high time)
755
860
950
ps
Min Pulse Width (clock low time)
625
690
ps
Notes to Table 1–48:
(1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL
set to 50% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
(2) When you use the error detection CRC feature, there is no degradation in FMAX.
相關PDF資料
PDF描述
DS1722X/T&R IC THERMOMETER DIG 3-WIRE 8FCHIP
AIMC-0805-2N7S-T INDUCTOR MULTILAYER 2.7NH 0805
VJ1206A681KBEAT4X CAP CER 680PF 500V 10% NP0 1206
HBM08DRYI-S13 CONN EDGECARD 16POS .156 EXTEND
VI-274-CW-F2 CONVERTER MOD DC/DC 48V 100W
相關代理商/技術參數
參數描述
EP2AGX125EF29C5NES 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX125EF29C6 功能描述:FPGA - 現場可編程門陣列 FPGA - Arria II GX 4964 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF29C6ES 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX125EF29C6N 功能描述:FPGA - 現場可編程門陣列 FPGA - Arria II GX 4964 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF29C6NES 制造商:Altera Corporation 功能描述:FPGA Arria
主站蜘蛛池模板: 巨鹿县| 克山县| 鹤庆县| 信宜市| 邯郸县| 五原县| 根河市| 和林格尔县| 清河县| 玉龙| 澄江县| 名山县| 乐清市| 托里县| 恩平市| 台东县| 修武县| 紫阳县| 黑河市| 黎城县| 永定县| 扶风县| 威宁| 新丰县| 龙陵县| 安宁市| 乌鲁木齐县| 得荣县| 盐亭县| 南丹县| 玛沁县| 原平市| 永和县| 普宁市| 大英县| 平陆县| 渝中区| 乌兰察布市| 庆阳市| 枣阳市| 康平县|