欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: EP2AGX125EF29C5N
廠商: Altera
文件頁數: 8/90頁
文件大小: 0K
描述: IC ARRIA II GX FPGA 125K 780FBGA
產品培訓模塊: Arria II GX FPGA
Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 4
系列: Arria II GX
LAB/CLB數: 4964
邏輯元件/單元數: 118143
RAM 位總計: 8315904
輸入/輸出數: 372
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 780-BBGA
供應商設備封裝: 780-FBGA(29x29)
其它名稱: 544-2645
1–8
Chapter 1: Device Datasheet for Arria II Devices
Electrical Characteristics
December 2013
Altera Corporation
I/O Pin Leakage Current
Table 1–7 lists the Arria II GX I/O pin leakage current specifications.
Table 1–8 lists the Arria II GZ I/O pin leakage current specifications.
Bus Hold
Bus hold retains the last valid logic state after the source driving it either enters the
high impedance state or is removed. Each I/O pin has an option to enable bus hold in
user mode. Bus hold is always disabled in configuration mode.
Table 1–9 lists bus hold specifications for Arria II GX devices.
Table 1–7. I/O Pin Leakage Current for Arria II GX Devices
Symbol
Description
Conditions
Min
Typ
Max
Unit
II
Input pin
VI = 0 V to VCCIOMAX
–10
10
A
IOZ
Tri-stated I/O pin
VO = 0 V to VCCIOMAX
–10
10
A
Table 1–8. I/O Pin Leakage Current for Arria II GZ Devices
Symbol
Description
Conditions
Min
Typ
Max
Unit
II
Input pin
VI = 0 V to VCCIOMAX
–20
20
A
IOZ
Tri-stated I/O pin
VO = 0 V to VCCIOMAX
–20
20
A
Table 1–9. Bus Hold Parameters for Arria II GX Devices (Note 1)
Parameter
Symbol
Cond.
VCCIO (V)
Unit
1.2
1.5
1.8
2.5
3.0
3.3
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Bus-hold
low,
sustaining
current
ISUSL
VIN > VIL
(max.)
8
12
30—50
70
70
A
Bus-hold
high,
sustaining
current
ISUSH
VIN < VIL
(min.)
–8
–12
–30
–50
–70
–70
A
Bus-hold
low,
overdrive
current
IODL
0V <VIN <
VCCIO
125
175
200
300
500
500
A
Bus-hold
high,
overdrive
current
IODH
0V <VIN <
VCCIO
–125
–175
–200
–300
–500
–500
A
Bus-hold
trip point
VTRIP
0.3
0.9
0.375
1.125
0.68
1.07
0.7
1.7
0.8
2
0.8
2
V
Note to Table 1–9:
(1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.
相關PDF資料
PDF描述
DS1722X/T&R IC THERMOMETER DIG 3-WIRE 8FCHIP
AIMC-0805-2N7S-T INDUCTOR MULTILAYER 2.7NH 0805
VJ1206A681KBEAT4X CAP CER 680PF 500V 10% NP0 1206
HBM08DRYI-S13 CONN EDGECARD 16POS .156 EXTEND
VI-274-CW-F2 CONVERTER MOD DC/DC 48V 100W
相關代理商/技術參數
參數描述
EP2AGX125EF29C5NES 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX125EF29C6 功能描述:FPGA - 現場可編程門陣列 FPGA - Arria II GX 4964 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF29C6ES 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX125EF29C6N 功能描述:FPGA - 現場可編程門陣列 FPGA - Arria II GX 4964 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF29C6NES 制造商:Altera Corporation 功能描述:FPGA Arria
主站蜘蛛池模板: 秀山| 北京市| 遵义市| 石棉县| 策勒县| 和平县| 象州县| 旬阳县| 沐川县| 锡林浩特市| 高安市| 左贡县| 保靖县| 论坛| 开封市| 富顺县| 怀仁县| 柘城县| 大关县| 巨鹿县| 名山县| 华亭县| 太原市| 乌兰浩特市| 慈溪市| 洪湖市| 赣州市| 余干县| 婺源县| 静安区| 集贤县| 永康市| 高雄县| 额尔古纳市| 清原| 冷水江市| 肇东市| 江口县| 垦利县| 大厂| 福安市|