- 您現在的位置：買賣IC網 > PDF目錄385345 > GS9090-CNE3 (Gennum Corporation) GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI PDF資料下載
參數資料
| 型號： | GS9090-CNE3 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI |
| 中文描述： | GS9090 GenLINX - R的第三270Mb / s的SDI和DVB解串器，意大利航天局 |
| 文件頁數： | 6/70頁 |
| 文件大小： | 696K |
| 代理商： | GS9090-CNE3 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
GS9090 Data Sheet
28201 - 1
July 2005
6 of 70
1.2 Pin Descriptions
Table 1-1: Pin Descriptions
Pin
Number
Name
Timing
Type
Description
1
LF-
Analog
Input
Loop filter component connection. Connect to pin 56 (LF+) as shown in
the
Typical Application Circuit (Part B) on page 67
.
2
PLL_GND
Analog
Input
Power
Ground connection for phase-locked loop. Connect to GND.
3
PLL_VDD
Analog
Input
Power
Power supply connection for phase-locked loop. Connect to +1.8V DC.
4
BUFF_VDD
Analog
Input
Power
Power supply connection for digital input buffers.
When operating with 1.8V input as required by the current silicon this
pin should be left unconnected.
When operating with 3.3V input (available in future silicon) this pin
should be connected to +3.3V as shown in the
Typical Application
Circuit (Part B) on page 67
.
5, 6
DDI, DDI
Analog
Input
Serial digital differential input pair.
7
BUFF_GND
Analog
Input
Power
Ground connection for serial digital input buffer. Connect to GND.
8
TERM
Analog
Input
Termination for serial digital input. AC couple to BUFF_GND
9, 11
NC
–
–
No connect.
10
VBG
Analog
Input
Bandgap filter capacitor. Connect to GND as shown in the
Typical
Application Circuit (Part B) on page 67
.
12
IOPROC_EN
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal Levels are LVCMOS / LVTTL compatible.
Used to enable or disable the I/O processing features.
When set HIGH, the following I/O processing features of the device are
enabled:
Illegal Code Remapping
EDH CRC Error Correction
Ancillary Data Checksum Error Correction
TRS Error Correction
EDH Flag Detection
To enable a subset of these features, keep the IOPROC_EN pin HIGH
and disable the individual feature(s) in the IOPROC_DISABLE register
accessible via the host interface.
When set LOW, the device will enter low-latency mode.
NOTE: When the internal FIFO is configured for Video mode or
Ancillary Data Extraction mode, the IOPROC_EN pin must be set
HIGH (see
Internal FIFO Operation on page 46
).
相關PDF資料 |
PDF描述 |
|---|---|
| GS9092A | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092ACNE3 | GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092 | GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092-CNE3 | GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GSC9620 | P-CHANNEL ENHANCEMENT MODE POWER MOSFET |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GS9091B | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX II 270Mb/s Deserializer for SDI and DVB-ASI |
| GS9091BCBE3 | 功能描述:RF, RFID, WIRELESS RoHS:是 類別:集成電路 (IC) >> 接口 - 串行器，解串行器 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 功能:解串器 數據速率:2.5Gbps 輸入類型:串行 輸出類型:并聯 輸入數:- 輸出數:24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應商設備封裝:64-TQFP-EP（10x10） 包裝:管件 |
| GS9092 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI |
| GS9092A_10 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Serializer for SDI and DVB-ASI |
發布緊急采購，3分鐘左右您將得到回復。