欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS9090-CNE3
廠商: Gennum Corporation
英文描述: GS9090 GenLINX-R III 270Mb/s Deserializer for SDI and DVB-ASI
中文描述: GS9090 GenLINX - R的第三270Mb / s的SDI和DVB解串器,意大利航天局
文件頁數: 7/70頁
文件大小: 696K
代理商: GS9090-CNE3
GS9090 Data Sheet
28201 - 1
July 2005
7 of 70
13
JTAG/HOST
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS / LVTTL compatible.
Used to select JTAG Test Mode or Host Interface Mode.
When set HIGH, CS_TMS, SCLK_TCK, SDOUT_TDO, and SDIN_TDI
are configured for JTAG boundary scan testing.
When set LOW, CS_TMS, SCLK_TCK, SDOUT_TDO, and SDIN_TDI
are configured as GSPI pins for normal host interface operation.
14
RESET
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS / LVTTL compatible.
Used to reset the internal operating conditions to default setting or to
reset the JTAG test sequence.
Host Mode (JTAG/HOST = LOW):
When asserted LOW, all functional blocks will be set to default
conditions and all output signals become high impedance with the
exception of the STAT pins and the DATA_ERROR pin which will
maintain the last state they were in for the duration that RESET is
asserted.
JTAG Test Mode (JTAG/HOST = HIGH):
When asserted LOW, all functional blocks will be set to default and the
JTAG test sequence will be held in reset.
When set HIGH, normal operation of the JTAG test sequence resumes.
NOTE: See
Device Power Up on page 64
for power on reset
requirements.
15, 45
CORE_VDD
Non
Synchronous
Input
Power
Power supply for digital logic blocks. Connect to +1.8V DC.
NOTE: For power sequencing requirements, see
Device Power Up on
page 64
.
16
CS_TMS
Synchronous
with
SCLK_TCK
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS / LVTTL compatible.
Chip Select / Test Mode Select
Host Mode (JTAG/HOST = LOW):
CS_TMS operates as the host interface chip select, CS, and is active
LOW.
JTAG Test Mode (JTAG/HOST = HIGH):
CS_TMS operates as the JTAG test mode select, TMS, and is active
HIGH.
17
SCLK_TCK
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS / LVTTL compatible.
Serial Data Clock / Test Clock. All JTAG / Host Interface address and
data are shifted into/out of the device synchronously with this clock.
Host Mode (JTAG/HOST = LOW):
SCLK_TCK operates as the host interface serial data clock, SCLK.
JTAG Test Mode (JTAG/HOST = HIGH):
SCLK_TCK operates as the JTAG test clock, TCK.
18, 48
CORE_GND
Non
Synchronous
Input
Power
Ground connection for digital logic blocks. Connect to GND.
Table 1-1: Pin Descriptions (Continued)
Pin
Number
Name
Timing
Type
Description
相關PDF資料
PDF描述
GS9092A GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092ACNE3 GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092 GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092-CNE3 GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GSC9620 P-CHANNEL ENHANCEMENT MODE POWER MOSFET
相關代理商/技術參數
參數描述
GS9091B 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX II 270Mb/s Deserializer for SDI and DVB-ASI
GS9091BCBE3 功能描述:RF, RFID, WIRELESS RoHS:是 類別:集成電路 (IC) >> 接口 - 串行器,解串行器 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 功能:解串器 數據速率:2.5Gbps 輸入類型:串行 輸出類型:并聯 輸入數:- 輸出數:24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應商設備封裝:64-TQFP-EP(10x10) 包裝:管件
GS9092 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092A 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092A_10 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GenLINX III 270Mb/s Serializer for SDI and DVB-ASI
主站蜘蛛池模板: 金坛市| 蒲江县| 鹤山市| 南康市| 墨竹工卡县| 新干县| 宁德市| 景宁| 垫江县| 葫芦岛市| 朝阳市| 井研县| 绍兴县| 上林县| 和顺县| 大同市| 五台县| 肥东县| 信阳市| 城固县| 栾城县| 平阳县| 临沂市| 清新县| 兴宁市| 裕民县| 和田市| 靖远县| 太仆寺旗| 尚义县| 石柱| 华阴市| 汕头市| 德清县| 汾阳市| 临朐县| 塘沽区| 广元市| 通榆县| 东乡族自治县| 晋宁县|