- 您現在的位置：買賣IC網 > PDF目錄30712 > L64118 (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PBGA256 PDF資料下載
參數資料
| 型號： | L64118 |
| 廠商： | LSI CORP |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封裝： | PLASTIC, BGA-256 |
| 文件頁數： | 2/68頁 |
| 文件大小： | 877K |
| 代理商： | L64118 |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
10
L64118 MPEG-2 Transport Controller with Embedded MIPS CPU (TR4101)
The L64118’s TR4101 MIPS CPU is part of LSI Logic’s CoreWare
technology. The chip integrates the complete CPU subsystem, including:
CPU (TR4101)
Cache memory for instruction (2x4Kbyte) and data (4 Kbyte) cache
Basic BIU and Cache Controller (BBCC)
Timers (including watchdog timer)
Interrupt Controller
Debugger Building Module (DBX)
Multiply/Divide Unit (MDU)
ICE port (full-duplex, serial receive and transmit port)
CPU-to-Peripheral bus (C2P)
The L64118’s embedded 32-bit MIPS CPU runs at 54 MHz. This clock
rate permits a peak processing rate of 54 MIPS. The chip’s internal CPU
core is implemented in 32-bit architecture, but it can execute both 16-bit
and 32-bit instructions. The L64118 has a 16-bit data interface to
external SDRAM, and a 32-bit data interface to the external system bus
(EBus). The CPU operates in Big Endian1 mode.
Since most transport processing and ltering is implemented in
hardware, much of the CPU’s processing power can be devoted to
system processing. The chip includes address decoding logic for directly
interfacing to external memory (FLASH, SDRAM) without requiring
external glue logic.
The interface between the CPU subsystem and the rest of the L64118 is
implemented by the C2P unit. The C2P module translates 32-bit data
accesses by the CPU to 8- and 16-bit data accesses on the Peripheral
Bus, which connects all other blocks. The PBus is synchronous to the
27 MHz system clock.
Transport Demultiplexer Block
The transport demultiplexer block processes the transport stream data
coming from the channel interface. The input of the L64118 transport
block interfaces to the channel decoder; the output interfaces to the
1. Big-Endian means that the address of a multiple-byte data type is the address of its most
signicant byte.
118bds Page 10 Wednesday, February 3, 1999 12:37 PM
相關PDF資料 |
PDF描述 |
|---|---|
| L6420 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64222 | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| L6440 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64702QC-33 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| L64724QC | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| L64133-10GC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Arithmetic Processor |
| L64133-12GM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Arithmetic Processor |
| L64133GC50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| L64133GC60 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| L64133GC80 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
發布緊急采購，3分鐘左右您將得到回復。