- 您現在的位置：買賣IC網 > PDF目錄382301 > MC4GH02GNMCA-2SA00 (SAMSUNG SEMICONDUCTOR CO. LTD.) SAMSUNG MultiMediaCard PDF資料下載
參數資料
| 型號： | MC4GH02GNMCA-2SA00 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | SAMSUNG MultiMediaCard |
| 中文描述： | 三星多媒體 |
| 文件頁數： | 100/102頁 |
| 文件大小： | 1384K |
| 代理商： | MC4GH02GNMCA-2SA00 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁當前第100頁第101頁第102頁
MultiMediaCard
TM
100
Sep.22.2005
Revision 0.3
Multiple Block Read - Stop Transmission is sent between blocks
Figure 7-19 : SPI Multiple Block Read, Stop Transmission Does Not Overlap Data
The timing for de-asserting the CS signal after the last card response is identical to a standard command/response trans-
action as described in Figure 7-15;
Multiple Block Read - Stop Transmission is sent within a block
Figure 7-20 : SPI Multiple Block Read, Stop Transmission Overlaps Data
In an Open-ended (or host aborted) multiple block read transaction the stop transmission command may be sent asyn-
chronously to the data transmitted out of the card and may overlap the data block. In this case the card will stop sending
the data and transmit the response token as well. The delay between command and response is standard N
CR
Clocks.
The first byte, however, is not guaranteed to be all set to ‘1’. The card is allowed up to two clocks to stop data transmis-
sion.
The timing for de-asserting the CS signal after the last card response is identical to a standard command/ response trans-
action as described in Figure 7-15;
Reading the CSD and CID registers
The following timing diagram describes the SEND_CSD and SEND_CID command bus transaction. The time-out values
between the response and the data block is N
CX
, and not N
ac
, which is used for data read (since N
ac
is still unknown at
the time the CSD register is read). The SEND_CID transaction complies with the same timing diagram for consistency of
the read register commands
Figure 7-21 : SPI Read CSD and CID Registers
CS
H L L
←
N
CS
→
X H * * H
* * * * * * * * * * * * * * * * * * * *
L L L L L
DataIN
Read Cmd H H H H
* * * * * * * * * * * * * * *
←
N
AC
→
Card Resp
H * * H Data Block H * * H Data Block H H * * H
H H
Stop Cmd
H H H H H H H
←
N
CR
→
←
N
CR
→
←
N
AC
→
DataOut
Z Z H H H
* * * * H * * H
Card Resp
CS
H L L
←
N
CS
→
X H * * H
* * * * * * * * * * * * * * * * * * * *
L L L L L
DataIn
Read Cmd H H H H
* * * * * * * * * * * *
←
N
AC
→
Card Resp
H * * H Data Block H * * H Data X X H
H H H
Stop Cmd
←
N
AC
→
H H H H H H H H H H
←
N
CR
→
* *
←
N
CR
→
DataOut
Z Z H H H
* * * * H * * H
H Card Resp
CS
H L L L
←
N
CS
→
X
H * * H
* * * * * * * * * * * * * * * * * * * *
L L L H H H H
←
N
EC
→
H * * H X X X X
DataIn
SEND_CSD/CID H H H H H
* * * * * * * * * * * * * * *
←
N
CX
→
Card Response
←
N
CR
→
H * * H
DataOut
Z Z H H H H * * * * * * * *
H * * H
Data Block H H H H Z Z Z
相關PDF資料 |
PDF描述 |
|---|---|
| MC206 | THIN SMD LOW/MEDIUM-FREQUENCY CRYSTAL UNIT |
| MC2300 | Navigator Motion Processor |
| MC26LS30 | Dual Differential Quad Single-Ended (EIA-423-A) Line Drivers |
| MC26LS30D | CABLE GLAND, PG29 |
| MC26LS30DR2 | Dual Differential Quad Single-Ended (EIA-423-A) Line Drivers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC4M | 制造商:G & J HALL 功能描述:STEP DRILL MULTICUT 4-12MM X 2MM 制造商:G & J HALL 功能描述:STEP DRILL, MULTICUT, 4-12MM X 2MM |
| MC-4-MALE | 制造商:Multi-Contact USA 功能描述: |
| MC4MANUAL | 制造商:Omron Corporation 功能描述: |
| MC-4R128CEE6B | 制造商:NEC 制造商全稱:NEC 功能描述:Direct Rambus DRAM RIMM Module 128M-BYTE 64M-WORD x 16-BIT |
| MC-4R128CEE6B-653 | 制造商:NEC 制造商全稱:NEC 功能描述:Direct Rambus DRAM RIMM Module 128M-BYTE 64M-WORD x 16-BIT |
發布緊急采購，3分鐘左右您將得到回復。