- 您現在的位置：買賣IC網 > PDF目錄382301 > MC4GH02GNMCA-2SA00 (SAMSUNG SEMICONDUCTOR CO. LTD.) SAMSUNG MultiMediaCard PDF資料下載
參數資料
| 型號： | MC4GH02GNMCA-2SA00 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | SAMSUNG MultiMediaCard |
| 中文描述： | 三星多媒體 |
| 文件頁數： | 75/102頁 |
| 文件大小： | 1384K |
| 代理商： | MC4GH02GNMCA-2SA00 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
MultiMediaCard
TM
75
Sep.22.2005
Revision 0.3
6.14 Data Write
Single Block Write
The host selects the card for data write operation by CMD7.
The host sets the valid block length for block oriented data transfer (a stream write mode is also available) by CMD16.
The basic bus timing for a write operation is given in Figure 6-15. The sequence starts with a single block write command
(CMD24) which determines (in the argument field) the start address. It is responded by the card on the CMD line as usual.
The data transfer from the host starts N
WR
clock cycles after the card response was received.
The data is suffixed with CRC check bits to allow the card to check it for transmission errors. The card sends back the
CRC check result as a CRC status token on DAT0. In the case of transmission error, occurring on any of the active data
lines, the card sends a negative CRC status (‘101’) on DAT0. In the case of successful transmission, over all active data
lines, the card sends a positive CRC status (‘010’) on DAT0 and starts the data programming procedure
Figure 6-15 : Block Write Command Timing
If the card does not have a free data receive buffer, the card indicates this condition by pulling down the data line DAT0 to
LOW. The card stops pulling down DAT0 as soon as at least one receive buffer for the defined data transfer block length
becomes free. This signalling does not give any information about the data write status which must be polled by the host.
Multiple Block Write
In multiple block write mode, the card expects continuous flow of data blocks following the initial host write command. The
data flow is terminated by a stop transmission command (CMD12). Figure 6-16 describes the timing of the data blocks
with and without card busy signal.
Host cmnd
→ ←
N
CR
cycles
→←
Card response
→
CMD
E Z Z P * P S T
Content
CRC E Z Z P
* * * * * * * * * * * *
P P P P P P P P P P
←
CRC status
→
←
Busy
→
CRC E Z Z S Status E S
CRC E Z Z X
* * * * * * * * * * * *
←
N
WR
→←
Write data
→
Z Z P * P S
content
Z Z P * P S
content
DAT0
DAT1-7
Z Z
Z Z
* * * * * *
* * * * * *
Z Z Z
Z Z Z
* * * * *
* * * * *
L * L
E Z
X Z
Card Rsp
→
CMD
E Z Z P
←
N
WR
→ ←
Write data
→
Z Z P * P S Data
+ CRC
E Z Z S Status E Z P * P S Data
+ CRC
E Z Z S Status E S L * L E Z P * P
Z Z P * P S Data
+ CRC
E Z Z X * * * X Z P * P S Data
+ CRC
E Z Z X * * * * * * * * * * X Z P * P
* * * * * * * * * * * * * * * *
P P P P P
* * * * * * * * * * * * * * * *
P
P P P P P P P P
←
CRC status
→
←
Busy
→ ←
N
WR
→
←
CRC status
→
←
N
WR
→ ←
Write data
→
DAT0
DAT1-7
Figure 6-16 : Multiple Block Write Timing
相關PDF資料 |
PDF描述 |
|---|---|
| MC206 | THIN SMD LOW/MEDIUM-FREQUENCY CRYSTAL UNIT |
| MC2300 | Navigator Motion Processor |
| MC26LS30 | Dual Differential Quad Single-Ended (EIA-423-A) Line Drivers |
| MC26LS30D | CABLE GLAND, PG29 |
| MC26LS30DR2 | Dual Differential Quad Single-Ended (EIA-423-A) Line Drivers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC4M | 制造商:G & J HALL 功能描述:STEP DRILL MULTICUT 4-12MM X 2MM 制造商:G & J HALL 功能描述:STEP DRILL, MULTICUT, 4-12MM X 2MM |
| MC-4-MALE | 制造商:Multi-Contact USA 功能描述: |
| MC4MANUAL | 制造商:Omron Corporation 功能描述: |
| MC-4R128CEE6B | 制造商:NEC 制造商全稱:NEC 功能描述:Direct Rambus DRAM RIMM Module 128M-BYTE 64M-WORD x 16-BIT |
| MC-4R128CEE6B-653 | 制造商:NEC 制造商全稱:NEC 功能描述:Direct Rambus DRAM RIMM Module 128M-BYTE 64M-WORD x 16-BIT |
發布緊急采購，3分鐘左右您將得到回復。