- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382301 > MC4GH02GNMCA-2SA00 (SAMSUNG SEMICONDUCTOR CO. LTD.) SAMSUNG MultiMediaCard PDF資料下載
參數(shù)資料
| 型號： | MC4GH02GNMCA-2SA00 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | SAMSUNG MultiMediaCard |
| 中文描述： | 三星多媒體 |
| 文件頁數(shù)： | 98/102頁 |
| 文件大小： | 1384K |
| 代理商： | MC4GH02GNMCA-2SA00 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁當(dāng)前第98頁第99頁第100頁第101頁第102頁
MultiMediaCard
TM
98
Sep.22.2005
Revision 0.3
7.22 Card Registers
In SPI mode, only the OCR, CSD and CID registers are accessible. Their format is identical to the format in the MultiMedi-
aCard mode. However, a few fields are irrelevant in SPI mode.
7.23 SPI Bus Timing Diagrams
All timing diagrams use the following schematics and abbreviations:
All timing values are defined in Table7-9. The host must keep the clock running for at least N
CR
clock cycles after receiving
the card response. This restriction applies to both command and data response tokens.
7.23.1 Command / Response
Host Command to Card Response - Card is ready
The following timing diagram describes the basic command response (no data) SPI transaction.
Figure
7-15
: SPI Command/Response Transaction, Card Is Ready
Host Command to Card Response - card is busy
The following timing diagram describes the command response transaction for commands when the card response is of
type R1b (e.g. SET_WRITE_PROT and ERASE). When the card is signaling busy, the host may deselect it (by raising the
CS) at any time. The card will release the DataOut line one clock after the CS going high. To check if the card is still busy,
it needs to be reselected by asserting (set to low) the CS signal. The card will resume busy signal (pulling DataOut low)
one clock after the falling edge of CS.
Symbol
Definition
H
Signal is high (logical ‘1’
L
Signal is low (logical ‘0’)
X
Don’t care (Undefined Value)
Z
High impedance state (-> = 1)
*
Repeater
Busy
Busy Token
Command
Command token
Response
Response token
Data block
Data token
CS
H H L L L
←
N
CS
→
X X
H * * H
* * * * * * * * * * * * * * * * * * * *
L L L L H H H
←
N
EC
→
H * * H
DataIN
6 Bytes Command
H H H H H
←
N
CR
→
H H * * * H
* * * * * * * * *
X X X
DataOut
Z Z Z H H H H
* * * * * * * * *
1 or 2 Bytes Response
H H H H H Z Z
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC206 | THIN SMD LOW/MEDIUM-FREQUENCY CRYSTAL UNIT |
| MC2300 | Navigator Motion Processor |
| MC26LS30 | Dual Differential Quad Single-Ended (EIA-423-A) Line Drivers |
| MC26LS30D | CABLE GLAND, PG29 |
| MC26LS30DR2 | Dual Differential Quad Single-Ended (EIA-423-A) Line Drivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC4M | 制造商:G & J HALL 功能描述:STEP DRILL MULTICUT 4-12MM X 2MM 制造商:G & J HALL 功能描述:STEP DRILL, MULTICUT, 4-12MM X 2MM |
| MC-4-MALE | 制造商:Multi-Contact USA 功能描述: |
| MC4MANUAL | 制造商:Omron Corporation 功能描述: |
| MC-4R128CEE6B | 制造商:NEC 制造商全稱:NEC 功能描述:Direct Rambus DRAM RIMM Module 128M-BYTE 64M-WORD x 16-BIT |
| MC-4R128CEE6B-653 | 制造商:NEC 制造商全稱:NEC 功能描述:Direct Rambus DRAM RIMM Module 128M-BYTE 64M-WORD x 16-BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。