- 您現在的位置：買賣IC網 > PDF目錄382345 > MPC823 (Motorola, Inc.) Communication Processor Module PDF資料下載
參數資料
| 型號： | MPC823 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Communication Processor Module |
| 中文描述： | 通信處理器模塊 |
| 文件頁數： | 13/74頁 |
| 文件大小： | 234K |
| 代理商： | MPC823 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Communication Processor Module
MOTOROLA
MPC823 REFERENCE MANUAL
16-391
S
C
1
P
When the buffer descriptor data is completely written to the transmit FIFO, the SMCx UART
controller writes the message status bits into the buffer descriptor and clears the R bit. An
interrupt is issued if the I bit in the buffer descriptor is set. If the next TX buffer descriptor is
ready, the data from its data buffer is appended to the previous data and transmitted out on
the transmit pin, without any gaps between the buffers. If the next TX buffer descriptor is not
ready, the SMCx UART controller starts transmitting idles and waits for the next TX buffer
descriptor to be ready.
By appropriately setting the I bit in each buffer descriptor, interrupts can be generated after
the transmission of each buffer, a specific buffer, or each block. The SMCx UART controller
then proceeds to the next buffer descriptor in the table. If the CM bit is set in the TX buffer
descriptor, the R bit is not cleared, allowing the associated data buffer to be automatically
retransmitted next time the communication processor module accesses this data buffer. For
instance, if a single TX buffer descriptor is initialized with the CM and W bits set, the data
buffer is continuously transmitted until you clear the R bit of the buffer descriptor.
16.11.6.3 SMCx UART CHANNEL RECEPTION PROCESS.
When the core enables the
SMCx receiver in UART mode, it enters hunt mode and waits for the first character to arrive.
Once the first character arrives, the communication processor module checks the first
receive buffer descriptor to see if it is empty and then starts storing characters in the
associated data buffer.
When the data buffer is filled or the MAX_IDL timer expires (if it is enabled) the SMCx UART
controller clears the E bit in the buffer descriptor and generates an interrupt if the I bit in the
buffer descriptor is set. If the incoming data exceeds the length of the data buffer, the SMCx
UART controller fetches the next buffer descriptor in the table and, if it is empty, continues
transferring data to the associated data buffer. If the CM bit is set in the receive buffer
descriptor, the E bit is not cleared, which allows the associated data buffer to be
automatically overwritten next time the communication processor module accesses this
data buffer.
16.11.6.4 SMCx UART PARAMETER RAM MEMORY MAP.
When a serial management
controller is configured to operate in UART mode, the SMCx UART controller overlays the
structure used in Table 16-36 with the parameters described in Table 16-37.
Table 16-37. SMCx UART Parameter RAM Memory Map
ADDRESS
NAME
WIDTH
DESCRIPTION
SMCx Base + 28
MAX_IDL
Half-word
Maximum Idle Characters
SMCx Base + 2A
IDLC
Half-word
Temporary Idle Counter
SMCx Base + 2C
BRKLN
Half-word
Last Received Break Length
SMCx Base + 2E
BRKEC
Half-word
Receive Break Condition Counter
SMCx Base +30
BRKCR
Half-word
Break Count Register (Transmit)
SMCx Base +32
R_MASK
Half-word
Temporary Bit Mask
NOTE:
You are only responsible for initializing the items in bold.
SMCx Base = (IMMR & 0xFFFF0000) + 0x3E80 (SMC1) and 0x3F80 (SMC2).
相關PDF資料 |
PDF描述 |
|---|---|
| MPC823UM_REV1_16-CPM7 | 10 AMP SUBMINIATURE POWER RELAY |
| MPC9109 | LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP |
| MPC9229 | 400 MHz Low Voltage PECL Clock Synthesizer |
| MPC9230 | 800 MHz Low Voltage PECL Clock Synthesizer |
| MPC9350 | LOW VOLTAGE PLL CLOCK DRIVER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC823CVR66B2T | 功能描述:微處理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC823CZQ66B2T | 功能描述:微處理器 - MPU PORTABLE SYSTEM MPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC823CZQ66B2T | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU 66MHZ 256-PBGA |
| MPC823ELD | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC823e Mobile Computing Microprocessor |
| MPC823ELE | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC823e Mobile Computing Microprocessor |
發布緊急采購，3分鐘左右您將得到回復。