欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLV320AIC36IZQE
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PBGA80
封裝: 5 X 5 MM, GREEN, PLASTIC, VFBGA-80
文件頁數: 126/165頁
文件大小: 1895K
代理商: TLV320AIC36IZQE
BCLK
WCLK
DIN/
DOUT
n-1 n-2
1
0
n-1 n-2
1
0
LSB
MSB
LeftChannel
RightChannel
n-3
2
n-3
LSB
MSB
1/fs
www.ti.com
SBAS387A – MAY 2009 – REVISED JUNE 2010
The TLV320AIC36 further includes programmability (Page 0, Register 25, D0) to 3-state the DOUT line
during all bit clocks when valid data is not being sent. By combining this capability with the ability to
program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be
accomplished, enabling the use of multiple codecs on a single audio serial data bus. When the audio
serial data bus is powered down while configured in master mode, the pins associated with the interface
are put into a 3-state output condition.
By default when the word-clocks and bit-clocks are generated by the TLV320AIC36, these clocks are
active only when the codec (ADC, DAC or both) are powered up within the device. This is done to save
power. However, it also supports a feature when both the word clocks and bit-clocks can be active even
when the codec in the device is powered down. This is useful when using the TDM mode with multiple
codecs on the same bus, or when word-clock or bit-clocks are used in the system as general-purpose
clocks.
5.17.1.1 Right-Justified Mode
The Audio Interface of the TLV320AIC36 can be put into Right Justified Mode by programming Page 0,
Register 25, D(7:6) = 10. In right-justified mode, the LSB of the left channel is valid on the rising edge of
the bit clock preceding the falling edge of the word clock. Similarly, the LSB of the right channel is valid on
the rising edge of the bit clock preceding the rising edge of the word clock.
Figure 5-35. Timing Diagram for Right-Justified Mode
For Right-Justified mode, the number of bit-clocks per frame should be greater than twice the
programmed word-length of the data.
5.17.1.2 Left-Justified Mode
The Audio Interface of the TLV320AIC36 can be put into Left Justified Mode by programming Page 0,
Register 25, D(7:6) = 11. In left-justified mode, the MSB of the right channel is valid on the rising edge of
the bit clock following the falling edge of the word clock. Similarly the MSB of the left channel is valid on
the rising edge of the bit clock following the rising edge of the word clock.
Copyright 2009–2010, Texas Instruments Incorporated
APPLICATION INFORMATION
63
Product Folder Link(s): TLV320AIC36
相關PDF資料
PDF描述
TLV320DAC23IPW SERIAL INPUT LOADING, 32-BIT DAC, PDSO28
TLV320DAC23IGQER SERIAL INPUT LOADING, 32-BIT DAC, PBGA80
TLV320DAC23PWR SERIAL INPUT LOADING, 32-BIT DAC, PDSO28
TLV320DAC23RHDR SERIAL INPUT LOADING, 32-BIT DAC, PQCC28
TLV320DAC23RHDG4 SERIAL INPUT LOADING, 32-BIT DAC, PQCC28
相關代理商/技術參數
參數描述
TLV320AIC36IZQER 功能描述:接口—CODEC Low Pwr Stereo Aud Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320ALC23 制造商:TI 制造商全稱:Texas Instruments 功能描述:Evaluation Platform for the TLV320ALC23 Stereo Audio CODEC and TLV230DAC23 Stereo DAC
TLV320ALC31 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320DA26IRHBG4 功能描述:音頻數/模轉換器 IC Lo-Pwr Ster DAC w/Hdphn/Spkr Amp RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC23 制造商:TI 制造商全稱:Texas Instruments 功能描述:STEREO AUDIO D/A CONVERTER, 8-TO 96KHZ WITH INTERGRATED HEADPHONE AMPLIFIER
主站蜘蛛池模板: 泰和县| 巴南区| 随州市| 佛山市| 济阳县| 建德市| 辽源市| 宜兰市| 疏附县| 纳雍县| 新干县| 池州市| 社会| 大关县| 全州县| 启东市| 尚义县| 樟树市| 靖边县| 若尔盖县| 军事| 蛟河市| 潜山县| 理塘县| 景宁| 平顺县| 卫辉市| 龙山县| 西乡县| 囊谦县| 云南省| 鄂温| 孟村| 普格县| 德庆县| 江城| 厦门市| 万安县| 五家渠市| 平顶山市| 和龙市|