
TSC2117
Low-Power Audio Codec With Embedded miniDSP, Stereo Class-D
Speaker Amplifier, and Smart Four-Wire Touch-Screen Controller
www.ti.com
SLAS550A – APRIL 2009 – REVISED JUNE 2009
Page 0/Register 29: Codec Interface Control 2
READ/
RESET
BIT
DESCRIPTION
WRITE
VALUE
D7–D6
R/W
00
Reserved
D5
R/W
0
0: SDIN-to-SDOUT loopback is disabled.
1: SDIN-to-SDOUT loopback is enabled.
D4
R/W
0
0: ADC-to-DAC loopback is disabled.
1: ADC-to-DAC loopback is enabled.
D3
R/W
0
0: BCLK is not inverted (valid for both primary and secondary BCLK).
1: BCLK is inverted (valid for both primary and secondary BCLK).
D2
R/W
0
BCLK and WCLK Active Even With Codec Powered Down (Valid for Both Primary and Secondary
BCLK)
0: Disabled
1: Enabled
D1–D0
R/W
00
00: BDIV_CLKIN = DAC_CLK (DAC DSP clock - generated on-chip)
01: BDIV_CLKIN = DAC_MOD_CLK (generated on-chip)
10: BDIV_CLKIN = ADC_CLK (ADC DSP clock - generated on-chip)
11: BDIV_CLKIN = ADC_MOD_CLK (generated on-chip)
Page 0/Register 30: BCLK N_VAL
READ/
RESET
BIT
DESCRIPTION
WRITE
VALUE
D7
R/W
0
0: BCLK N-divider is powered down.
1: BCLK N-divider is powered up.
D6–D0
R/W
000 0001
000 0000: BCLK divider N = 128
000 0001: BCLK divider N = 1
000 0010: BCLK divider N = 2
...
111 1110: BCLK divider N = 126
111 1111: BCLK divider N = 127
Page 0/Register 31: Codec Secondary Interface Control 1
READ/
RESET
BIT
DESCRIPTION
WRITE
VALUE
D7–D5
R/W
000
000: Secondary BCLK is obtained from GPIO1 pin.
001: Secondary BCLK is obtained from SCLK pin.
010: Secondary BCLK is obtained from MISO pin.
011: Secondary BCLK is obtained from SDOUT pin.
100: Secondary BCLK is obtained from GPIO2 pin.
101: Secondary BCLK is obtained from GPI1 pin.
110: Secondary BCLK is obtained from GPI2 pin.
111: Secondary BCLK is obtained from GPI3 pin.
D4–D2
R/W
000
000: Secondary WCLK is obtained from GPIO1 pin.
001: Secondary WCLK is obtained from SCLK pin.
010: Secondary WCLK is obtained from MISO pin.
011: Secondary WCLK is obtained from SDOUT pin.
100: Secondary WCLK is obtained from GPIO2 pin.
101: Secondary WCLK is obtained from GPI1 pin.
110: Secondary WCLK is obtained from GPI2 pin.
111: Secondary WCLK is obtained from GPI3 pin.
D1–D0
R/W
00
00: Secondary SDIN is obtained from the GPIO1 pin.
01: Secondary SDIN is obtained from the SCLK pin.
10: Secondary SDIN is obtained from the GPIO2 pin.
11: Secondary SDIN is obtained from the GPI1 pin.
REGISTER MAP
111