欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 935262451518
廠商: NXP SEMICONDUCTORS
元件分類: 顏色信號轉換
英文描述: COLOR SIGNAL DECODER, PQFP100
封裝: 14 X 14 X 1.40 MM, PLASTIC, SOT-407, LQFP-100
文件頁數: 69/144頁
文件大小: 592K
代理商: 935262451518
2000 Mar 15
30
Philips Semiconductors
Preliminary specication
PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC
comb lter, VBI-data slicer and high performance scaler
SAA7114H
8.1.4
SYNCHRONIZATION
The prefiltered luminance signal is fed to the
synchronization stage. Its bandwidth is further reduced to
1 MHz in a low-pass filter. The sync pulses are sliced and
fed to the phase detectors where they are compared with
the sub-divided clock frequency. The resulting output
signal is applied to the loop filter to accumulate all phase
deviations. Internal signals (e.g. HCL and HSY) are
generated in accordance with analog front-end
requirements. The loop filter signal drives an oscillator to
generate the line frequency control signal LFCO,
see Fig.19.
The detection of ‘pseudo syncs’ as part of the macrovision
copy protection standard is also done within the
synchronization circuit.
The result is reported as flag COPRO within the decoder
status byte at subaddress 1FH.
8.1.5
CLOCK GENERATION CIRCUIT
The internal CGC generates all clock signals required for
the video input processor.
The internal signal LFCO is a digital-to-analog converted
signal provided by the horizontal PLL. It is the multiple of
the line frequency:
6.75 MHz = 429
× fH (50 Hz), or
6.75 MHz = 432
× fH (60 Hz).
Internally the LFCO signal is multiplied by a factor of
2 and 4 in the PLL circuit (including phase detector, loop
filtering, VCO and frequency divider) to obtain the output
clock signals. The rectangular output clocks have a 50%
duty factor.
Table 2
Decoder clock frequencies
CLOCK
FREQUENCY (MHz)
XTALO
24.576 or 32.110
LLC
27
LLC2
13.5
LLC4 (internal)
6.75
LLC8 (virtual)
3.375
Fig.19 Block diagram of the clock generation circuit.
handbook, full pagewidth
BAND PASS
FC = LLC/4
ZERO
CROSS
DETECTION
PHASE
DETECTION
LOOP
FILTER
DIVIDER
1/2
DIVIDER
1/2
OSCILLATOR
MHB330
LLC2
LLC
LFCO
8.1.6
POWER-ON RESET AND CHIP ENABLE (CE) INPUT
A missing clock, insufficient digital or analog VDDA0 supply
voltages (below 2.7 V) will start the reset sequence; all
outputs are forced to 3-state (see Fig.20). The indicator
output RES is LOW for about 128 LLC after the internal
reset and can be applied to reset other circuits of the digital
TV system.
It is possible to force a reset by pulling the Chip Enable
(CE) to ground. After the rising edge of CE and sufficient
power supply voltage, the outputs LLC, LLC2 and SDA
return from 3-state to active, while the other signals have
to be activated via programming.
相關PDF資料
PDF描述
935262451557 COLOR SIGNAL DECODER, PQFP100
935262469557 SPECIALTY CONSUMER CIRCUIT, PQFP240
935263151557 SPECIALTY CONSUMER CIRCUIT, PQFP240
935263331557 SPECIALTY CONSUMER CIRCUIT, PQFP240
935263133112 26 W, 1 CHANNEL, AUDIO AMPLIFIER, PZIP17
相關代理商/技術參數
參數描述
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP
主站蜘蛛池模板: 陕西省| 财经| 雅江县| 普格县| 辛集市| 巩义市| 泸州市| 四川省| 石楼县| 枞阳县| 高淳县| 璧山县| 汝南县| 福泉市| 永顺县| 布拖县| 万州区| 五指山市| 环江| 芷江| 肇庆市| 古田县| 五大连池市| 西和县| 老河口市| 大英县| 房产| 阿拉善右旗| 乌鲁木齐县| 达拉特旗| 大渡口区| 河津市| 临邑县| 辉县市| 湘潭县| 瑞安市| 延吉市| 青州市| 成都市| 岗巴县| 阿克苏市|