- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373915 > AD7725 (Analog Devices, Inc.) 16-Bit 900 kSPS ADC with a Programmable Postprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7725 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 16-Bit 900 kSPS ADC with a Programmable Postprocessor |
| 中文描述： | 16位900 ksps模數(shù)轉(zhuǎn)換器的可編程后處理器 |
| 文件頁數(shù)： | 13/28頁 |
| 文件大小： | 442K |
| 代理商： | AD7725 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. A
AD7725
–13–
TERMINOLOGY
Integral Nonlinearity (INL)
This is the maximum deviation of any code from a straight line
passing through the endpoints of the transfer function. The
endpoints of the transfer function are zero scale (not to be
confused with bipolar zero), a point 0.5 LSB below the first
code transition (100 . . . 00 to 100 . . . 01 in bipolar mode,
000 . . . 00 to 000 . . . 01 in unipolar mode) and full scale, a
point 0.5 LSB above the last code transition (011 . . . 10 to
011 . . . 11 in bipolar mode, 111 . . . 10 to 111 . . . 11 in
unipolar mode). The error is expressed in LSBs.
Differential Nonlinearity (DNL)
This is the difference between the measured and the ideal
1 LSB change between two adjacent codes in the ADC.
Unipolar Offset Error
Unipolar offset error is the deviation of the first code transition
from the ideal V
(+) voltage, which is (V
IN
(–) + 0.5 LSB) when
operating in the unipolar mode.
Bipolar Offset Error
This is the deviation of the midscale transition code
(111 . . . 11 to 000 . . . 00) from the ideal V
(+) voltage,
which is (V
IN
(–) – 0.5 LSB) when operating in the bipolar mode.
Gain Error
The first code transition should occur at an analog value
0.5 LSB above negative full scale. The last code transition
should occur for an analog value 1.5 LSB below the nominal
full scale. Gain error is the deviation of the actual difference
between first and last code transitions and the ideal difference
between first and last code transitions.
Signal-to-Noise Ratio (SNR)
SNR is the measured signal-to-noise ratio at the output of the
ADC. The signal is the rms magnitude of the fundamental.
Noise is the rms sum of all of the nonfundamental signals up
to
half the output data rate (f
O
/2), excluding dc. The ADC is
evaluated by applying a low noise, low distortion sine wave
signal to the input pins. By generating a Fast Fourier Trans-
form (FFT) plot, the SNR data can then be obtained from the
output spectrum.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the harmonics to the rms
value of the fundamental. THD is defined as
THD
=
+
+
+
+
20
log
V
V
V
V
V
V
2
2
3
2
4
2
5
2
6
2
1
where
V
is the rms amplitude of the fundamental and
V
,
V
3
,
V
4
,
V
5
, and
V
6
are the rms amplitudes of the second through
sixth harmonics.
Spurious Free Dynamic Range (SFDR)
Defined as the difference, in dB, between the peak spurious or
harmonic component in the ADC output spectrum (up to
f
/2 and excluding dc) and the rms value of the fundamental.
Normally, the value of this specification will be determined by
the largest harmonic in the output spectrum of the FFT. For
input signals whose second harmonics occur in the stop band
region of the digital filter, the spur in the noise floor limits
the SFDR.
Settling Time and Group Delay
The settling time of a digital filter is dependent on the amount
of decimation employed and the number of filter taps used in
the filter design and is calculated as follows:
settling time
data input rate
number of taps
=
×
1
The settling time for each filter stage should be calculated
separately and then added to get the total filter settling time.
Group delay is half the settling time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7725BS | 16-Bit 900 kSPS ADC with a Programmable Postprocessor |
| AD7729 | Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7729AR | Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7729ARU | Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7730LBR | Bridge Transducer ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7725BS | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 900ksps 16-bit Parallel/Serial 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT PROGRAMMABLE SIGMA-DELTA ADC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 16BIT ADC SMD 7725 MQFP44 |
| AD7725BSC-REEL | 制造商:Analog Devices 功能描述: |
| AD7725BS-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 900ksps 16-bit Parallel/Serial 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT PROGRAMMABLE SIGMA-DELTA ADC I.C. - Tape and Reel |
| AD7725BSZ | 功能描述:IC ADC 16BIT PROG 44MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7727BCPZRL | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。