- 您現在的位置：買賣IC網 > PDF目錄373915 > AD7725 (Analog Devices, Inc.) 16-Bit 900 kSPS ADC with a Programmable Postprocessor PDF資料下載
參數資料
| 型號： | AD7725 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 16-Bit 900 kSPS ADC with a Programmable Postprocessor |
| 中文描述： | 16位900 ksps模數轉換器的可編程后處理器 |
| 文件頁數： | 24/28頁 |
| 文件大小： | 442K |
| 代理商： | AD7725 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁
REV. A
–24–
AD7725
Table IV. Programming Modes
S/
P
SMODE[1, 0]
Configuration Mode
Description
0
xx
PARALLEL
Parallel Interface. The 16-bit bidirectional microprocessor.
Interface is used for read/write operations.
Serial Interface. Boot from the default filter (internal ROM) at
power-on reset (POR).
Serial Interface. Bidirectional serial synchronous interface
suitable for interfacing to a DSP.
Serial Interface. Boot from external serial EPROM at POR.
Serial Interface. Boot from external serial EPROM at POR.
1
00
BFR
1
01
DSP
1
1
10
11
EPROM
EPROM
EPROM Mode—Loading Configuration Data from an
External EPROM
In this mode, a user-defined filter can be developed off-chip, and
the resulting configuration file is loaded into the postprocessor in
the AD7725 from an External EPROM. The AD7725 therefore
receives filter data from an EPROM before outputting conversion
results via the serial interface to a DSP. This mode of operation is
selected by tying SMODE0 to DGND and SMODE1 to DV
DD
.
The values on these pins inform the AD7725 that user-defined
filter data is to be loaded from an external EPROM automatically
on power-up. Following power-up, the AD7725 will drive the
SOE
pin low, which will enable the EPROM and reset its address
counter. The transfer of the configuration data will then com-
mence with the data being latched into the AD7725 on the SCO
rising edge. During the download of data, SCO has a frequency of
CLKIN/16. FSI is not used in the data transfer, so it should be tied
low. Once configuration is complete and no error occurred,
SOE
will go high, disabling the EPROM; SCO will return to either
CLKIN or CLKIN/2, depending on SCR; CFGEND will go high
driving the INIT pin high, and the device will start converting.
However, if an error does occur during the configuration, the
ERR
bit will go low and CFGEND will not go high. The part will not
do anything until
RESETCFG
is pulsed low. When this occurs,
the part is reset,
SOE
goes low again to enable the EPROM,
and the part is reconfigured. Figure 28 shows the connection
diagram for the AD7725 when loading configuration data from
an EPROM, and Figure 29 shows a flow chart of the power-up
and configuration sequence.
DV
DD
ERR
CFGEND
DVAL
S/
P
INIT
RESETCFG
SMODE0
SYNC
SCO
FSO
SDO
FSI
AD7725
SCLK0
RFS0
DR0
ADSP-21xx
SMODE1
C
O
C
D
C
SERIAL EPROM
DV
DD
SDI
SOE
Figure 28. Connection Diagram for Loading the
Filter Configuration Data from an External EPROM
POWER-ON RESET
IMMEDIATE BOOT
FROM AN EPROM
USER-DEFINED FILTER
DATALOADED INTO
THE POSTPROCESSOR
FROM EPROM
SOE
GOES HIGH
CFGEND = 1
INIT = 1
DEVICE STARTS
CONVERTING
SMODE0 = 0
SMODE1 = 1
DATA
LOADED
CORRECTLY
YES
PULSE
RESETCFG
LOW
NO
ERR
= 0
SOE
GOES LOW
Figure 29. Flow Chart of EPROM Mode
Boot from ROM Mode (BFR)—Using the Internal
Default Filter
This mode of operation allows the user to evaluate the AD7725
without having to load configuration data. It is selected by tying
SMODE0 and SMODE1 to DGND. The values on these pins
inform the AD7725 that the postprocessor is to be configured
with the default filter stored in internal ROM. The default filter
data will be loaded into the postprocessor automatically following
power-up. Once the configuration is complete, the CFGEND pin
will go high. In Figure 30, CFGEND is tied to INIT, thus it will
drive the INIT pin high, and the AD7725 will begin converting.
FSI and SDI are not used in this mode, so they should be tied
to DGND. In this mode of operation, the AD7725 operates as a
normal - ADC with a fixed filter response.
During configuration, SCO will have a frequency of CLKIN/16.
Once configuration is complete, the frequency of SCO is selected
by SCR and will be either CLKIN or CLKIN/2. Additionally,
the SCO edge on which the data is output from the device can
be selected using CFMT. With SCR = 0, SCO equals CLKIN.
With SCR = 1, SCO equals CLKIN/2. With CFMT = 0, data is
output on the SCO rising edge, while data is output on the
falling edge when CFMT = 1. Figure 30 shows the connection
diagram for the AD7725 when using the internal default filter,
and Figure 31 shows a flow chart of the power-up and configu-
ration sequence.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7725BS | 16-Bit 900 kSPS ADC with a Programmable Postprocessor |
| AD7729 | Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7729AR | Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7729ARU | Dual Sigma-Delta ADC with Auxiliary DAC |
| AD7730LBR | Bridge Transducer ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7725BS | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 900ksps 16-bit Parallel/Serial 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT PROGRAMMABLE SIGMA-DELTA ADC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 16BIT ADC SMD 7725 MQFP44 |
| AD7725BSC-REEL | 制造商:Analog Devices 功能描述: |
| AD7725BS-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 900ksps 16-bit Parallel/Serial 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT PROGRAMMABLE SIGMA-DELTA ADC I.C. - Tape and Reel |
| AD7725BSZ | 功能描述:IC ADC 16BIT PROG 44MQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD7727BCPZRL | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。