- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9910_07 (Analog Devices, Inc.) 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer PDF資料下載
參數(shù)資料
| 型號： | AD9910_07 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
| 中文描述： | 1 GSPS的，14位，3.3伏的CMOS直接數(shù)字頻率合成 |
| 文件頁數(shù)： | 10/60頁 |
| 文件大小： | 764K |
| 代理商： | AD9910_07 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9910
Rev. 0 | Page 10 of 60
Table 3. Pin Function Descriptions
Pin No.
1, 20, 72, 86, 87,
93, 97 to 100
2
Mnemonic
NC
I/O
1
Description
Not Connected. Allow device pins to float.
PLL_LOOP_FILTER
I
PLL Loop Filter Compensation Pin. See the External PLL Loop Filter Components section for
details.
Analog Core VDD, 1.8 V Analog Supplies.
Analog DAC VDD, 3.3 V Analog Supplies.
Digital Core VDD, 1.8 V Digital Supplies.
3, 6, 89, 92
74 to 77, 83
17, 23, 30, 47,
57, 64
11, 15, 21, 28, 45,
56, 66
4, 5, 73, 78, 79,
82, 85, 88, 96
13, 16, 22, 29, 46,
51, 58, 65
7
AVDD (1.8V)
AVDD (3.3V)
DVDD (1.8V)
DVDD_I/O (3.3V)
Digital Input/Output VDD, 3.3 V Digital Supplies.
AGND
Analog Ground.
DGND
Digital Ground.
SYNC_IN+
I
Synchronization Signal, Digital Input (Rising Edge Active). The synchronization signal from
the external master to synchronize internal subclocks. See the Synchronization of Multiple
Devices section for details.
Synchronization Signal, Digital Input (Rising Edge Active). The synchronization signal from
the external master to synchronize internal subclocks. See the Synchronization of Multiple
Devices section for details.
Synchronization Signal, Digital Output (Rising Edge Active). The synchronization signal
from the internal device subclocks to synchronize external slave devices. See the
Synchronization of Multiple Devices section for details.
Synchronization Signal, Digital Output (Rising Edge Active). The synchronization signal
from the internal device subclocks to synchronize external slave devices. See the
Synchronization of Multiple Devices section for details.
Synchronization Sample Error, Digital Output (Active High). Sync sample error: a high on
this pin indicates that the AD9910 did not receive a valid sync signal on SYNC_IN+/SYNC_IN.
Master Reset, Digital Input (Active High). Master reset: clears all memory elements and sets
registers to default values.
External Power-Down, Digital Input (Active High). A high level on this pin initiates the
currently programmed power-down mode. See the Power-Down Control section of this
document for further details. If unused, connect to ground.
Clock Multiplier PLL Lock, Digital Output (Active High). A high on this pin indicates the
Clock Multiplier PLL has acquired lock to the reference clock input.
RAM Sweep Over, Digital Output (Active High). A high on this pin indicates the RAM sweep
profile has completed.
Parallel Input Bus (Active High).
8
SYNC_IN
I
9
SYNC_OUT+
O
10
SYNC_OUT
O
12
SYNC_SMP_ERR
O
14
MASTER_RESET
I
18
EXT_PWR_DWN
I
19
PLL_LOCK
O
24
RAM_SWP_OVR
O
25 to 27, 31 to 39,
42 to 44, 48
49, 50
40
D<15:0>
I
F<1:0>
PDCLK
I
O
Modulation Format Pin. Digital input to determine the modulation format.
Parallel Data Clock. This is the digital output (clock). The parallel data clock provides a
timing signal for aligning data at the parallel inputs.
Transmit Enable. Digital input (active high). In burst mode communications, a high on this
pin indicates new data for transmission. In continuous mode, this pin remains high.
Profile Select Pins. Digital inputs (active high). Use these pins to select one of eight
phase/frequency profiles for the DDS. Changing the state of one of these pins transfers the
current contents of all I/O buffers to the corresponding registers. State changes should be
set up on the SYNC_CLK pin.
Output Clock Divided-By-Four. A digital output (clock). Many of the digital inputs on the
chip, such as I/O_UPDATE and PROFILE<2:0> need to be set up on the rising edge of this
signal.
41
TxENABLE
I
52 to 54
PROFILE<2:0>
I
55
SYNC_CLK
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9910BSVZ | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
| AD9910BSVZ-REEL | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
| AD9912 | 1 GSPS Direct Digital Synthesizer w/ 14-bit DAC |
| AD9913 | Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
| AD9913BCPZ1 | Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9910BSVZ | 功能描述:IC DDS 1GSPS 14BIT PAR 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9910BSVZ | 制造商:Analog Devices 功能描述:IC DDS 1GHZ TQFP-100 制造商:Analog Devices 功能描述:IC, DDS, 1GHZ, TQFP-100 |
| AD9910BSVZ-REEL | 功能描述:IC DDS 1GSPS 14BIT PAR 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9911 | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MSPS Direct Digital Synthesizer with 10-Bit DAC |
| AD9911/PCB | 制造商:Analog Devices 功能描述:500 MSPS DIRECT DGTL SYNTHESIZER W/ 10-BIT DAC AD9911/PCB - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。