欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9910_07
廠商: Analog Devices, Inc.
元件分類: XO, clock
英文描述: 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
中文描述: 1 GSPS的,14位,3.3伏的CMOS直接數字頻率合成
文件頁數: 56/60頁
文件大小: 764K
代理商: AD9910_07
AD9910
Bit(s)
6
Rev. 0 | Page 56 of 60
Descriptor
Data Assembler Hold Last
Value
Explanation
Ineffective unless Bit 4 = 1.
0 = the data assembler of the parallel data port internally forces zeros on the data path
and ignores the signals on the D<15:0> and F<1:0> pins while the TxENABLE pin is
Logic 0 (default). This implies that the destination of the data at the parallel data port is
amplitude when TxENABLE is Logic 0.
1 = the data assembler of the parallel data port internally forces the last value received
on the D<15:0> and F<1:0> pins while the TxENABLE pin is Logic 1.
0 = enables the SYNC_SMP_ERR pin to indicate (active high) detection of a synchronization
pulse sampling error.
1 = the SYNC_SMP_ERR pin is forced to a static Logic 0 condition (default).
See the Parallel Data Port Modulation Mode section for more details.
0 = disables parallel data port modulation functionality (default).
1 = enables parallel data port modulation functionality.
See the Parallel Data Port Modulation Mode section for more details. Default is 0000
2
.
5
Sync Sample Error Mask
4
3:0
Parallel Data Port Enable
FM Gain
Control Function Register 3 (CFR3)
Address 0x02; 4 bytes are assigned to this register.
Table 19. Bit Descriptions for CFR3
Bit(s)
Descriptor
31:30
DRV0
29:27
Not Available
26:24
VCO SEL
23:22
Not Available
21:19
I
CP
18:16
Not Available
15
Bypass
14
ResetB
13:9
Not Available
8
PLL Enable
7:1
N
Explanation
Controls the REFCLK_OUT pin, (see Table 7 for details); default is 00
2
.
Selects frequency band of the REFCLK PLL VCO, (see Table 8 for details); default is 111
2
.
Selects the charge pump current in the REFCLK PLL (see Table 9 for details); default is 111
2
.
0 = input divider is selected (default).
1 = input divider is bypassed.
0 = input divider is reset.
1 = input divider operates normally (default).
0 = REFCLK PLL bypassed (default).
1 = REFCLK PLL enabled.
This 7-bit number is divide modulus of the REFCLK PLL feedback divider; default is
0000000
2
.
REFCLK Input Divider
REFCLK Input Divider
0
Not Available
Auxiliary DAC Control Register
Address 0x03; 4 bytes are assigned to this register.
Table 20. Bit Descriptions for DAC Control Register
Bit(s)
Descriptor
31:8
Not Available
7:0
FSC
Explanation
This 8-bit number controls the full-scale output current of the main DAC (see the Auxiliary
DAC section); default is 0xFF.
相關PDF資料
PDF描述
AD9910BSVZ 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
AD9910BSVZ-REEL 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
AD9912 1 GSPS Direct Digital Synthesizer w/ 14-bit DAC
AD9913 Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
AD9913BCPZ1 Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
相關代理商/技術參數
參數描述
AD9910BSVZ 功能描述:IC DDS 1GSPS 14BIT PAR 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調節字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9910BSVZ 制造商:Analog Devices 功能描述:IC DDS 1GHZ TQFP-100 制造商:Analog Devices 功能描述:IC, DDS, 1GHZ, TQFP-100
AD9910BSVZ-REEL 功能描述:IC DDS 1GSPS 14BIT PAR 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調節字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9911 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MSPS Direct Digital Synthesizer with 10-Bit DAC
AD9911/PCB 制造商:Analog Devices 功能描述:500 MSPS DIRECT DGTL SYNTHESIZER W/ 10-BIT DAC AD9911/PCB - Bulk
主站蜘蛛池模板: 积石山| 宁波市| 古丈县| 平罗县| 石楼县| 乐东| 山丹县| 彭泽县| 吉木萨尔县| 长丰县| 卓资县| 个旧市| 和平区| 太仆寺旗| 伊宁县| 崇文区| 郑州市| 萝北县| 霞浦县| 普兰店市| 招远市| 海宁市| 台东县| 阆中市| 肥城市| 和龙市| 营口市| 娱乐| 平度市| 林甸县| 三门峡市| 龙泉市| 囊谦县| 汉川市| 延边| 滁州市| 鸡东县| 南昌县| 无棣县| 娱乐| 舞钢市|