欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): AD9910_07
廠商: Analog Devices, Inc.
元件分類: XO, clock
英文描述: 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
中文描述: 1 GSPS的,14位,3.3伏的CMOS直接數(shù)字頻率合成
文件頁數(shù): 6/60頁
文件大小: 764K
代理商: AD9910_07
AD9910
Parameter
201.1 MHz Analog Output
301.1 MHz Analog Output
401.3 MHz Analog Output
SERIAL PORT TIMING CHARACTERISTICS
Maximum SCLK Frequency
Minimum SCLK Clock Pulse Width
Maximum SCLK Rise/Fall Time
Minimum Data Setup Time to SCLK
Minimum Data Hold Time to SCLK
Maximum Data Valid Time in Read Mode
I/O_UPDATE/PS0/PS1/PS2 TIMING
CHARACTERISTICS
Minimum Pulse Width
Minimum Setup Time to SYNC_CLK
Minimum Hold Time to SYNC_CLK
Tx_ENABLE and 16-BIT PARALLEL (DATA) BUS
TIMING
Maximum PDCLK Frequency
Tx_ENABLE/Data Setup Time (to PDCLK)
Tx_ENABLE/Data Hold Time (to PDCLK)
MISCELLANEOUS TIMING CHARACTERISTICS
Wake-Up Time
2
Fast Recovery
Full Sleep Mode
Minimum Reset Pulse Width High
DATA LATENCY (PIPE_LINE DELAY)
Data Latency, Single Tone or using Profiles
Frequency, Phase, Amplitude-to-DAC Output
Rev. 0 | Page 6 of 60
Conditions/Comments
±500 kHz
±125 kHz
±12.5 kHz
±500 kHz
±125 kHz
±12.5 kHz
±500 kHz
±125 kHz
±12.5 kHz
Low
High
Min
Typ
–87
–87
–91
–86
–86
–88
–84
–84
–85
70
2
Max
11
Unit
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
Mbps
ns
ns
ns
ns
ns
ns
4
4
5
0
High
1
2
0
SYNC_CLK cycle
ns
ns
250
MHz
ns
ns
ms
SYSCLK cycles
μs
SYSCLK cycles
3
SYSCLK cycles
2
1
1
8
5
91
Matched latency enabled and OSK
enabled
Matched latency enabled and OSK
disabled
Matched latency disabled
Matched latency disabled
Matched latency enabled/disabled
Matched latency enabled
Matched latency disabled
Matched latency enabled/disabled
Matched latency enabled
Matched latency disabled
Matched latency enabled
Matched latency disabled
150
Frequency, Phase-to-DAC Output
79
SYSCLK cycles
Amplitude-to-DAC Output
Data Latency using RAM Mode
Frequency, Phase-to-DAC Output
Amplitude-to-DAC Output
Data Latency, Sweep Mode
Frequency, Phase-to-DAC Output
Amplitude-to-DAC Output
Data Latency, 16-Bit Input Modulation Mode
Frequency, Phase-to-DAC Output
79
47
94
106
58
91
91
47
103
91
SYSCLK cycles
SYSCLK cycles
SYSCLK cycles
SYSCLK cycles
SYSCLK cycles
SYSCLK cycles
SYSCLK cycles
SYSCLK cycles
SYSCLK cycles
SYSCLK cycles
相關(guān)PDF資料
PDF描述
AD9910BSVZ 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
AD9910BSVZ-REEL 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
AD9912 1 GSPS Direct Digital Synthesizer w/ 14-bit DAC
AD9913 Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
AD9913BCPZ1 Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9910BSVZ 功能描述:IC DDS 1GSPS 14BIT PAR 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調(diào)節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9910BSVZ 制造商:Analog Devices 功能描述:IC DDS 1GHZ TQFP-100 制造商:Analog Devices 功能描述:IC, DDS, 1GHZ, TQFP-100
AD9910BSVZ-REEL 功能描述:IC DDS 1GSPS 14BIT PAR 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調(diào)節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9911 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MSPS Direct Digital Synthesizer with 10-Bit DAC
AD9911/PCB 制造商:Analog Devices 功能描述:500 MSPS DIRECT DGTL SYNTHESIZER W/ 10-BIT DAC AD9911/PCB - Bulk
主站蜘蛛池模板: 张家川| 正阳县| 清河县| 玛多县| 宜黄县| 秀山| 新津县| 孙吴县| 汤阴县| 蒲江县| 乐东| 文水县| 济阳县| 广汉市| 新宁县| 永靖县| 麦盖提县| 永登县| 松阳县| 罗山县| 金华市| 库伦旗| 若尔盖县| 垦利县| 罗定市| 新郑市| 朔州市| 车致| 天峻县| 福建省| 蕲春县| 南宫市| 安康市| 绿春县| 九台市| 武安市| 连平县| 吉安县| 陕西省| 高雄县| 潜山县|