- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9910BSVZ (ANALOG DEVICES INC) 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer PDF資料下載
參數資料
| 型號： | AD9910BSVZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
| 中文描述： | SERIAL, PARALLEL, WORD INPUT LOADING, 14-BIT DAC, PDSO100 |
| 封裝： | ROHS COMPLIANT, MS-026AED-HD, TQFP-100 |
| 文件頁數： | 29/60頁 |
| 文件大小： | 764K |
| 代理商： | AD9910BSVZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9910
DRG Slope Control
The heart of the DRG is a 32-bit accumulator clocked by a
programmable timer. The time base for the timer is the DDS
clock, which operates at f
SYSCLK
. The timer establishes
the interval between successive updates of the accumulator.
The positive (+Δt) and negative (Δt) slope step intervals are
independently programmable as given by
P
t
Δ
=
+
Rev. 0 | Page 29 of 60
SYSCLK
f
4
SYSCLK
f
N
t
4
Δ
=
where
P
and
N
are the two 16-bit values stored in the 32-bit digital
ramp rate register and control the step interval. N defines the step
interval of the negative slope portion of the ramp. P defines the step
interval of the positive slope portion of the ramp. The step size of
the positive and negative slope portions of the ramp are controlled
by the 64-bit digital ramp step size register.
The negative step size is programmed as a magnitude value (that is,
an unsigned integer). The relationship between the step size
(positive or negative) values and real units of frequency, phase,
or amplitude depend on the digital ramp destination bits. The
actual frequency, phase, or amplitude step size can be calculated
using the following equations with M representing either N or P
(for Δt and +Δt, respectively):
SYSCLK
f
M
32
2
Step
Frequency
=
=
15
2
M
π
Step
Phase
(radians)
=
13
2
45
M
Step
Phase
(degrees)
FS
I
M
18
2
Step
Amplitude
=
Note that the frequency units are the same as those used to
represent f
SYSCLK
, and the amplitude units are the same as those
used to represent I
FS
(the full-scale output current of the DAC).
The phase and amplitude step size equations yield the average
step size. Due to quantization effects, the actual step size may
vary between the nearest destination LSB above and below the
calculated average.
As described previously, the step interval is controlled by a 16-bit
programmable timer. There are three events that can cause this
timer to be reloaded prior to its expiration. One event is when the
digital ramp enable bit transitions from cleared to set followed by
an I/O update. A second event is a change of state in the DRCTL
pin. The third event is enabled using the Load LRR @ I/O Update
bit (see details in the Register Map and Bit Descriptions section).
DRG Limit Control
The ramp accumulator is followed by limit control logic that
enforces an upper and lower boundary on the output of the ramp
generator. Under no circumstances does the output of the DRG
exceed the programmed limit values while the DRG is enabled. The
limits are set through the 64-bit digital ramp limit register. Note
that the upper limit value must be greater than the lower limit value
to ensure normal operation.
DRG Accumulator Clear
The ramp accumulator can be cleared (that is, reset to 0) under
program control. When the ramp accumulator is cleared, it forces
the DRG output to the lower limit programmed into the digital
ramp limit register.
With the limit control block imbedded in the feedback path of the
accumulator, resetting the accumulator is equivalent to presetting it
to the lower limit value.
Normal Ramp Generation
Normal ramp generation implies that both no-dwell bits are
cleared (see the No-Dwell Ramp Generation section for details).
In Figure 39, a sample ramp waveform is depicted with the
required control signals. The top trace is the DRG output. The
next trace down is the status of the DROVER output pin
(assuming that the DROVER pin active bit is set). The
remaining traces are control bits and control pins. The pertinent
ramp parameters are also identified (upper and lower limits
plus step size and Δt for the positive and negative slopes). Along
the bottom, circled numbers identify specific events. These
events are referred to by number (Event 1 and so on) in the
following paragraphs.
In this particular example, the positive and negative slopes of
the ramp are different to demonstrate the flexibility of the DRG.
The parameters of both slopes can be programmed to make the
positive and negative slopes the same.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9910BSVZ-REEL | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
| AD9912 | 1 GSPS Direct Digital Synthesizer w/ 14-bit DAC |
| AD9913 | Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
| AD9913BCPZ1 | Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
| AD9913BCPZ-REEL71 | Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9910BSVZ | 制造商:Analog Devices 功能描述:IC DDS 1GHZ TQFP-100 制造商:Analog Devices 功能描述:IC, DDS, 1GHZ, TQFP-100 |
| AD9910BSVZ-REEL | 功能描述:IC DDS 1GSPS 14BIT PAR 100TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調節字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9911 | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 MSPS Direct Digital Synthesizer with 10-Bit DAC |
| AD9911/PCB | 制造商:Analog Devices 功能描述:500 MSPS DIRECT DGTL SYNTHESIZER W/ 10-BIT DAC AD9911/PCB - Bulk |
| AD9911/PCBZ | 功能描述:BOARD EVAL FOR AD9911 RoHS:是 類別:編程器，開發系統 >> 評估演示板和套件 系列:AgileRF™ 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發布緊急采購，3分鐘左右您將得到回復。