- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373975 > ADAU1702JSTZ-RL (ANALOG DEVICES INC) SigmaDSP 28-56-Bit Audio Processor with Two ADCs and Four DACs PDF資料下載
參數(shù)資料
| 型號： | ADAU1702JSTZ-RL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | SigmaDSP 28-56-Bit Audio Processor with Two ADCs and Four DACs |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MS-026BBC, LQFP-48 |
| 文件頁數(shù)： | 39/52頁 |
| 文件大小： | 773K |
| 代理商： | ADAU1702JSTZ-RL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADAU1702
2078 (0x081E)—SERIAL OUTPUT CONTROL REGISTER
Rev. 0 | Page 39 of 52
Table 48.
D15
0
D14
0
D13
OLRP
D12
OBP
D11
M/S
D10
OBF1
D9
OBF0
D8
OLF1
D7
OLF0
D6
FST
D5
TDM
D4
MSB2
D3
MSB1
D2
MSB0
D1
OWL1
D0
OWL0
Default
0x0000
Table 49.
Bit Name
OLRP
OUTPUT_LRCLK Polarity
Description
When this bit is set to 0, the left-channel data is clocked when OUTPUT_LRCLK is low and the right-channel
data is clocked when OUTPUT_LRCLK is high. When this bit is set to 1, the right-channel data is clocked when
OUTPUT_LRCLK is low and the left-channel data is clocked when OUTPUT_LRCLK is high.
This bit controls on which edge of the bit clock the output data is clocked. Data changes on the falling edge
of OUTPUT_BCLK when this bit is set to 0 and on the rising edge when this bit is set to 1.
This bit sets whether the output port is a clock master or slave. The default setting is slave; on power-up, the
OUTPUT_BCLK and OUTPUT_LRCLK pins are set as inputs until this bit is set to 1, at which time they become
clock outputs.
When the output port is being used as a clock master, these bits set the frequency of the output bit clock,
which is divided down from an internal 1024 × f
S
clock (49.152 MHz for a f
S
of 48 kHz).
OBF [1:0]
Setting
00
Internal clock/16
01
Internal clock/8
10
Internal clock/4
11
Internal clock/2
When the output port is used as a clock master, these bits set the frequency of the output word clock on the
OUTPUT_LRCLK pins, which is divided down from an internal 1024 × f
S
clock (49.152 MHz for a f
S
of 48 kHz).
OLF [1:0]
Setting
00
Internal clock/1024
01
Internal clock/512
10
Internal clock/256
11
Reserved
This bit sets the type of signal on the OUTPUT_LRCLK pins. When this bit is set to 0, the signal is a word clock
with a 50% duty cycle; when this bit is set to 1, the signal is a pulse with a duration of one bit clock at the
beginning of the data frame.
Setting this bit to 1 changes the output port from four serial stereo outputs to a single 8-channel TDM output
stream on the SDATA_OUT0 pin (MP6).
These three bits set the position of the MSB of data with respect to the LRCLK edge. The data output of the
ADAU1702 is always MSB first.
MSB [2:0]
Setting
000
Delay by 1
001
Delay by 0
010
Delay by 8
011
Delay by 12
100
Delay by 16
101
Reserved
111
Reserved
These bits set the word length of the output data-word. All bits following the LSB are set to 0.
OWL [1:0]
Setting
00
24 bits
01
20 bits
10
16 bits
11
Reserved
OBP
OUTPUT_BCLK Polarity
M/S
Master/Slave
OBF [1:0]
OUTPUT_BCLK Freq
(Master Mode Only)
OLF [1:0]
OUTPUT_LRCLK Freq
(Master Mode Only)
FST
Frame Sync Type
TDM
TDM Enable
MSB [2:0]
MSB Position
OWL [1:0]
Output Word Length
相關PDF資料 |
PDF描述 |
|---|---|
| ADC912A | CMOS Microprocessor-Compatible 12-Bit A/D Converter |
| ADC912AFP | CMOS Microprocessor-Compatible 12-Bit A/D Converter |
| ADC912AFS | CMOS Microprocessor-Compatible 12-Bit A/D Converter |
| ADCMP341 | Dual 0.275% Comparators and Reference with Programmable Hysteresis |
| ADCMP341_07 | Dual 0.275% Comparators and Reference with Programmable Hysteresis |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADAU1761 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL |
| ADAU1761BCPZ | 功能描述:IC SIGMADSP CODEC PLL 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:SigmaDSP® 標準包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):- 動態(tài)范圍，標準 ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應商設備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2 |
| ADAU1761BCPZ | 制造商:Analog Devices 功能描述:IC, AUDIO CODEC, 24BIT, 96KHZ, LFCSP-32 |
| ADAU1761BCPZ-R7 | 功能描述:IC SIGMADSP CODEC PLL 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:SigmaDSP® 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| ADAU1761BCPZ-RL | 功能描述:IC SIGMADSP CODEC PLL 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:SigmaDSP® 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。