欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: ADM1060ARU
廠商: ANALOG DEVICES INC
元件分類: 電源管理
英文描述: CON-HDR64POS2ROW 4WALL.1X.1SP,RTANG,LOPF
中文描述: 7-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO28
封裝: MO-153AE, TSSOP-28
文件頁數(shù): 17/45頁
文件大小: 303K
代理商: ADM1060ARU
PROGRAMMNGADM1060
ADM1060
17
REV. PrJ 11/02
PRELIMINARY TECHNICAL DATA
PR OGR AMMABL E L OGIC BL OC K AR R AY
T he ADM1060 contains a Programmable Logic Block
Array (PLBA). T his block is the logical core of the
device. T he PLBA (and the PDBs- see next section) is
what provides the sequencing function of the ADM1060.
T he assertion of the 9 Programmable Driver Outputs
(PDO) is controlled by the PLBA. T he PLBA comprises
of 9 macrocells, 1 per PDO Channel. T he main
components of the macrocells are 2 Wide AND- OR
gates, as shown in Figure 4. Each AND gate represents a
function (A and B) which can be used independently to
control the assertion of the PDO pin. T here are 21 inputs
to each of these AND gates. T hese are:-
T he logic outputs of all 7 of the Supply Fault Detectors
T he 4 GPI logic inputs
T he Watchdog fault detector (Latched and Pulsed)
T he delayed output of any of the other macrocells (the
output of a macrocell cannot be an input to itself, since
this would result in a non- terminating loop).
All 21 inputs are hardwired to both function A and
function B AND gates. T he user can then select which of
these inputs controls the output. T his is done using 2
control signals, IMK (a masking bit, setting it ignores the
relevant input) and POL (a polarity bit, setting it inverts
the input before it is applied to the AND gate). T he effect
of setting these bits can be seen in figure 4 below. T he
inverting gate shown is an X -OR gate, resulting in the
following truth table:-
POL
INPUT SIGNAL
0
0
0
1
1
0
1
1
X -OR OUT PUT
0
1
1
0
Table 25. Truth Table for PLB Input Inversion
T he last 2 entries in the truth table show, that with the
INVERT bit set, the X -OR output is always the inverse of
the input.
Similarly, the ignore gate shown is an OR gate, resulting
in the following truth table:-
IMK
INPUT SIGNAL
0
0
0
1
1
0
1
1
OR OUT PUT
0
1
1
1
Table 26 Truth Table for PLB Input Masking
It can be seen here that once the IMK bit is set the OR
output is always 1, regardless of the input, thus ignoring
it. Overleaf is a detailed diagram of the 21 inputs and the
registers required to program them. T hose shown are just
for function A of PLB1 but function B and all of the
functions in the other 8 PLB
s are programmed exactly the
same way. An Enable register allows the user to use
function A or B or both. T he output of functions A and/
or B is inputted to a Programmable Delay Block (PDB)
where a delay can be programmed on both the rising and
falling edge of an input (see next section). T he output of
this PDB block can be progammed to invert before one or
any of the PDO pins is asserted.
T he control bits for these macrocells are stored locally in
latches which are loaded at power up. T hese latches can
also be updated via the serial interface. T he registers
containing the macrocell control bits, and the function of
each bit are defined in the tables overleaf.
Figure 4. Simplified Programmable Logic Block Macrocell Schematic
SIGNAL INPUTS
IMK ( IGNORE)
POL (INVERT)
ENABLE
FUNCTION A
ENABLE
FUNCTION B
PROGRAMMABLE
DELAY
BLOCK
PLBOUT
INVERT
OUTPUT
2 wide AND gates
(20 inputs)
相關(guān)PDF資料
PDF描述
ADM1064 Super Sequencer with Voltage Readback ADC
ADM1064ACP Super Sequencer with Voltage Readback ADC
ADM1064ACP-REEL Super Sequencer with Voltage Readback ADC
ADM1064ACP-REEL7 Super Sequencer with Voltage Readback ADC
ADM1064ASU Super Sequencer with Voltage Readback ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADM1060ARUCS0001R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1
ADM1060ARUCS0100R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1
ADM1060ARUCS0101R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1
ADM1060ARUCS0102R7 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1
ADM1060ARUCS0103R7 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 彭阳县| 肥城市| 铜鼓县| 东辽县| 牡丹江市| 平原县| 宁阳县| 濉溪县| 常山县| 理塘县| 龙门县| 陇西县| 盐城市| 新乐市| 孝昌县| 礼泉县| 沁源县| 萍乡市| 长泰县| 龙州县| 正阳县| 西充县| 渝北区| 仁怀市| 盈江县| 探索| 玛曲县| 边坝县| 淮阳县| 井冈山市| 柳河县| 天津市| 马公市| 平安县| 厦门市| 东兴市| 徐水县| 名山县| 麦盖提县| 宜州市| 博客|