- 您現在的位置：買賣IC網 > PDF目錄373995 > ADM1060ARU (ANALOG DEVICES INC) CON-HDR64POS2ROW 4WALL.1X.1SP,RTANG,LOPF PDF資料下載
參數資料
| 型號： | ADM1060ARU |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 電源管理 |
| 英文描述： | CON-HDR64POS2ROW 4WALL.1X.1SP,RTANG,LOPF |
| 中文描述： | 7-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO28 |
| 封裝： | MO-153AE, TSSOP-28 |
| 文件頁數： | 39/45頁 |
| 文件大小： | 303K |
| 代理商： | ADM1060ARU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁
PROGRAMMNGADM1060
ADM1060
–
39
–
REV. PrJ 11/02
PRELIMINARY TECHNICAL DATA
If the operation is a write operation, the first data byte
after the slave address is a command byte. T his tells the
slave device what to expect next. It may be an instruc-
tion such as telling the slave device to expect a block
write, or it may simply be a register address that tells
the slave where subsequent data is to be written.
Since data can flow in only one direction as defined by
the R/
W
bit, it is not possible to send a command to a
slave device during a read operation. Before doing a
read operation, it may first be necessary to do a write
operation to tell the slave what sort of read operation to
expect and/or the address from which data is to be read.
3. When all data bytes have been read or written, stop
conditions are established. In WRIT E mode, the master
will pull the data line high during the 10th clock pulse
Figure 8a. General SMBus Write Timing Diagram
Figure 8b. General SMBus Read Timing Diagram
Figure 8c. Diagram for Serial Bus Timing
to assert a ST OP condition. In READ mode, the mas-
ter device will release the SDA line during the low
period before the 9th clock pulse, but the slave device
will not pull it low. T his is known as No Acknowledge.
T he master will then take the data line low during the
low period before the 10th clock pulse, then high dur-
ing the 10th clock pulse to assert a ST OP condition.
R/W
0
SCL
SDA
1
0
1
1
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
ACK. BY
SLAVE
START BY
MASTER
FRAME 1
SLAVE
ADDRESS
FRAME 2
COMMAND
CODE
1
9
1
ACK. BY
SLAVE
9
D7
D6
D5
D4
D3
D2
D1
D0
ACK. BY
SLAVE
STOP
BY
MASTER
FRAME N
DATA
BYTE
1
9
9
SCL
(CONTINUED
)
SDA
(CONTINUED
)
D7
D6
D5
D4
D3
D2
D1
D0
ACK. BY
SLAVE
FRAME 3
DATA BYTE
1
R/W
0
SCL
SDA
1
0
1
1
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
ACK. BY
MASTER
START BY
MASTER
FRAME 1
SLAVE
ADDRESS
FRAME 2
DATA
BYTE
1
9
1
ACK. BY
SLAVE
9
D7
D6
D5
D4
D3
D2
D1
D0
NO ACK.
STOP
BY
MASTER
FRAME N
DATA
BYTE
1
9
9
SCL
(CONTINUED
)
SDA
(CONTINUED
)
D7
D6
D5
D4
D3
D2
D1
D0
ACK. BY
MASTER
FRAME 3
DATA BYTE
1
P
S
S
P
t
HD;ST
A
t
HD;DA
T
t
HIG
H
t
SU;DA
T
t
SU;STA
t
SU;ST
O
t
LO
W
t
R
t
F
t
HD;ST
A
SCL
SDA
t
BUF
相關PDF資料 |
PDF描述 |
|---|---|
| ADM1064 | Super Sequencer with Voltage Readback ADC |
| ADM1064ACP | Super Sequencer with Voltage Readback ADC |
| ADM1064ACP-REEL | Super Sequencer with Voltage Readback ADC |
| ADM1064ACP-REEL7 | Super Sequencer with Voltage Readback ADC |
| ADM1064ASU | Super Sequencer with Voltage Readback ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADM1060ARUCS0001R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態:上次購買時間 標準包裝:1 |
| ADM1060ARUCS0100R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態:上次購買時間 標準包裝:1 |
| ADM1060ARUCS0101R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態:上次購買時間 標準包裝:1 |
| ADM1060ARUCS0102R7 | 功能描述:IC SUPERVISOR/SEQUENCER 制造商:analog devices inc. 系列:* 零件狀態:上次購買時間 標準包裝:1 |
| ADM1060ARUCS0103R7 | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。