欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: RM7000-250S
廠商: PMC-Sierra, Inc.
英文描述: RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
中文描述: RM7000⑩微處理器與片上二級高速緩存數據發布
文件頁數: 39/54頁
文件大小: 901K
代理商: RM7000-250S
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
s Internal Use
Document ID: PMC-2002175, Issue 1
39
RM7000
Microprocessor with On-Chip Secondary Cache Datasheet
Released
5
Pin Descriptions
The following is a list of control, data, clock, tertiary cache, interrupt, and miscellaneous pins of
the RM7000.
Table 17
System interface Pins
Pin Name
ExtRqst*
Type
Input
Description
External request
Signals that the system interface is submitting an external request.
Release interface
Signals that the processor is releasing the system interface to slave
state
Read Ready
Signals that an external agent can now accept a processor read.
Write Ready
Signals that an external agent can now accept a processor write
request.
Valid Input
Signals that an external agent is now driving a valid address or data on
the SysAD bus and a valid command or data identifier on the SysCmd
bus.
Valid output
Signals that the processor is now driving a valid address or data on the
SysAD bus and a valid command or data identifier on the SysCmd bus.
Processor Request
When asserted this signal requests that control of the system interface
be returned to the processor. This is enabled by Mode Bit 26.
Processor Acknowledge
When asserted, in response to PRqst*, this signal indicates to the
processor that it has been granted control of the system interface.
Response Swap
RspSwap* is used by the external agent to signal the processor when it
is about to return a memory reference out of order; i.e., of two
outstanding memory references, the data for the second reference is
being returned ahead of the data for the first reference. In order that the
processor will have time to switch the address to the tertiary cache, this
signal must be asserted a minimum of two cycles prior to the data itself
being presented. Note that this signal works as a toggle; i.e., for each
cycle that it is held asserted the order of return is reversed. By default,
anytime the processor issues a second read it is assumed that the
reads will be returned in order; i.e., no action is required if the reads are
indeed returned in order. This is enabled by Mode Bit 26.
Read Type
During the address cycle of a read request, RdType indicates whether
the read request is an instruction read or a data read.
System address/data bus
A 64-bit address and data bus for communication between the
processor and an external agent.
Release*
Output
RdRdy*
Input
WrRdy*
Input
ValidIn*
Input
ValidOut*
Output
PRqst*
Output
PAck*
Input
RspSwap*
Input
RdType
Output
SysAD(63:0)
Input/Output
相關PDF資料
PDF描述
RM7000-250T RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-263S RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-266T RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-300S RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
RM7000-300T RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released
相關代理商/技術參數
參數描述
RM7000263S 制造商:QED 功能描述:*
RM7000-263S 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA 制造商:Quantum Effect Design 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA
RM7000-266T 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA
RM7000-300T 制造商:QED 功能描述: 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA
RM7000A 制造商:PMC 制造商全稱:PMC 功能描述:64-Bit MIPS RISC Microprocessor with Integrated L2 Cache
主站蜘蛛池模板: 宾阳县| 甘孜县| 克东县| 贵南县| 五峰| 建湖县| 塔城市| 大渡口区| 罗江县| 四会市| 抚松县| 慈溪市| 绥江县| 溧水县| 乡城县| 故城县| 宜城市| 宜兰市| 呼玛县| 黄龙县| 顺平县| 宜昌市| 裕民县| 三都| 大宁县| 通化县| 舒兰市| 和林格尔县| 科尔| 镇康县| 青神县| 白银市| 台南市| 乐亭县| 日土县| 兴业县| 尉氏县| 内丘县| 丰顺县| 贵南县| 新余市|