- 您現在的位置：買賣IC網 > PDF目錄365968 > TSB14AA1I FPGA (Field-Programmable Gate Array) PDF資料下載
參數資料
| 型號： | TSB14AA1I |
| 英文描述： | FPGA (Field-Programmable Gate Array) |
| 中文描述： | 電信提供商/數據通信 |
| 文件頁數： | 6/35頁 |
| 文件大小： | 224K |
| 代理商： | TSB14AA1I |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
1
–
1
1 Introduction
1.1
Description
The TSB14AA1A (TSB14AA1A refers to all three devices: TSB14AA1A, TSB14AA1AI, and TSB14AA1AT) is the
second-generation 1394 backplane physical layer device. It is recommended for use in all new designs instead of
the first generation TSB14C01A. It provides the physical layer functions needed to implement a single port node in
a backplane based 1394 network. The TSB14AA1A provides two pins for transmitting, two for receiving, and two pins
to externally control the transceivers for data and strobe. In addition to supporting open-collector drivers, the
TSB14AA1A can also support 3-state
(high-impedance) drivers. The TSB14AA1A is not designed to drive the
backplane directly; this function must be provided externally. The TSB14AA1A is designed to interface with a
link-layer controller (LLC), such as the TSB12LV01B, TSB12LV32, TSB12LV21B, etc.
The TSB14AA1A requires an external 98.304-MHz reference oscillator input for S100 asynchronous only operation
or 49.152-MHz for S50 asynchronous only operation. Two clock select pins (CLK_SEL0, CLK_SEL1) select the
speed mode for the TSB14AA1A (see Table 1
–
1). For S100 operation, the 98.304-MHz reference signal is internally
divided to provide the 49.152-MHz system clock signals used to control transmission of the outbound encoded strobe
and data information. The 49.152-MHz clock signal is also supplied to the associated LLC for synchronization of the
two chips and is used for resynchronization of the received data. For S50 operation, a 49.152-MHz reference signal
is used. This reference signal is internally divided to provide the 24.576-MHz system clock signals for S50 operations.
Table 1
–
1. Speed Mode Setting
SPEED MODE
CLK_SEL0 PIN
CLK_SEL1 PIN
INPUT TO XI PIN
PHY_SCLK OUTPUT
MAXIMUM FREQUENCY
OF TDATA, TSTRB
50 MHz
100 Mbits/s
0
0
100 MHz
X1/2 (50 MHz)
50 Mbits/s
1
0
50 MHz
X1/2 (25 MHz)
25 MHz
Reserved
1
1
—
Reserved
0
1
—
—
—
During packet transmit, data bits to be transmitted are received from the LLC on two parallel paths and are latched
internally in the TSB14AA1A in synchronization with the system clock. These bits are combined serially, encoded,
and transmitted as the outbound data-strobe information stream. During transmit, the encoded data information is
transmitted on TDATA, and the encoded strobe information is transmitted on TSTRB.
During packet reception, the data information is received on RDATA and strobe information is received on RSTRB.
The received data and strobe information is decoded to recover the received clock signal and the serial data bits,
which are resynchronized to the local system clock. The serial data bits are split into two parallel streams and sent
to the associated LLC. The PHY-Link interface has been made compliant to IEEE 1394a
–
2000 including timing and
transfer of register 0 to the link-layer automatically after every 1394 bus reset.
The TSB14AA1A is a 3.3 V device that provides LVCMOS level outputs. The TSB14AA1A is an asynchronous only
device.
3-State means a driver may drive high, low, or may be placed in a high-impedance state
相關PDF資料 |
PDF描述 |
|---|---|
| TSB14AA1T | FPGA (Field-Programmable Gate Array) |
| TSB14C01MHV | IC APEX 20KE FPGA 160K 484-FBGA |
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB21LV03MHV | IC APEX 20KE FPGA 200K 484-FBGA |
| TSB21LV03CHV | IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB14AA1PFB | 功能描述:1394 接口集成電路 3.3V 1-port 50/100 Mbps Backplane PHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB14AA1PFBG4 | 功能描述:1394 接口集成電路 3.3V 1-port 50/100 Mbps Backplane PHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB14AA1T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| TSB14AA1TPFB | 功能描述:IC BACKPLANE PHY 3.3V 48-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| TSB14C01 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
發布緊急采購，3分鐘左右您將得到回復。