欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 935269580557
廠商: NXP SEMICONDUCTORS
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: PLASTIC, HTQFP-100
文件頁數: 6/84頁
文件大?。?/td> 1054K
代理商: 935269580557
Koninklijke Philips Electronics N.V. Copyright 2001. All rights reserved.
9397 750 08865
14 of 84
Rev. 02 — 8 October 2001
Product data
PNX8510/11
Philips Semiconductors
Analog Companion Chip
Chrominance is modified in gain (programmable separately for U and V). The standard
dependent burst is inserted before baseband color signals are interpolated from a 6.75 MHz
data rate to a 27 MHz data rate.
One of the interpolation stages can be bypassed, thus providing a higher color bandwidth, which
can be used for Y and C output. The FSC bits set the subcarrier frequency. To make sure the
subcarrier is locked to the line frequency, as the standards require, the sync generator is able to
reset the subcarrier generation periodically. This feature is controlled by the PHRES
programming bits. These features are available to generate a standard interlaced signal; they
will not work in non-interlaced mode.
A crystal-stable master clock of 27 MHz, which is twice the CCIR line-locked pixel clock of
13.5 MHz, is received from the interface clock pins. The encoder synthesizes all necessary
internal signals, color subcarrier frequency, and synchronization signals from that clock.
For ease of analog post filtering, the signals are twice oversampled with respect to the pixel
clock before digital-to-analog conversion.
Programming flexibility includes NTSC-M, PAL-B, SECAM main standards as well as other
variations. A number of possibilities are provided for setting different video parameters, such as:
Black and blanking level control
Color subcarrier frequency
Variable burst amplitude
The sync generator generates all the signals required to control the signal processing, provide
the composite sync signal, insert the color burst, etc.
The encoder includes a cross-color reduction filter to reduce cross talk between the luminance
and chrominance channels. In the CVBS signal, the signal amplitude is reduced by 15/16 to
avoid overflow.
2.6.2 Luminance and Chrominance Processing
The Y processing provides a high performance 5 MHz lowpass filter. It adjusts the level range
according to the standard and inserts the sync and blanking pulses. The insertion stage
generates the correct pulse shapes. No further processing is necessary of the D/A converters for
this purpose.
Chroma processing operates on the baseband signals as long as possible. At first, the signal
amplitudes are adjusted and the burst is inserted. Afterwards the signals are passed through a
1.4 MHz lowpass filter. This filter can be switched to a higher cut-off frequency to allow more
chroma bandwidth with S-Video. The quadrature modulator uses a DTO with 32-bits resolution
for the subcarrier generation. Even with this high resolution, the DTO cannot generate the carrier
locked to the line frequency as the standards require without further means. So the sync
generator is able to reset the DTO periodically. This feature is controlled by the PHRES
programming bits. These modes may only be switched on if the encoder is programmed to
generate a standard signal; they will not work in non-interlaced mode.
2.6.3 Sync Generator
The sync generator is the timing master of the encoder. It generates all the signals required to
control the signal processing, provide the composite sync signal, insert the color burst, etc. Via
the FISE control bit, the circuit can be set to generate 50 Hz patterns for e.g., PAL B or 60 Hz
patterns (NTSC M). It is possible to modify the number of lines per field by ±0.5 lines to generate
a non-interlaced output signal. The sync generator also provides HS, VS and O_E signals to
control the rest of the encoder.
相關PDF資料
PDF描述
935270418112 8-CHANNEL, SGL ENDED MULTIPLEXER, PDSO16
935270418118 8-CHANNEL, SGL ENDED MULTIPLEXER, PDSO16
933669740652 8-CHANNEL, SGL ENDED MULTIPLEXER, PDIP16
933670370112 8-CHANNEL, SGL ENDED MULTIPLEXER, PDIP16
935187480112 8-CHANNEL, SGL ENDED MULTIPLEXER, PDSO16
相關代理商/技術參數
參數描述
935269987557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557
935270713557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP
935270792551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270792557 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270793551 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA
主站蜘蛛池模板: 子洲县| 巴彦县| 诏安县| 屯门区| 靖宇县| 宁乡县| 修武县| 宜黄县| 包头市| 平果县| 庄河市| 陇西县| 青田县| 土默特左旗| 日照市| 乐昌市| 怀远县| 尉氏县| 阳春市| 五寨县| 清丰县| 梅州市| 万山特区| 塔河县| 惠安县| 元阳县| 五常市| 佛学| 深州市| 林西县| 航空| 和龙市| 阿拉善右旗| 沙田区| 共和县| 耒阳市| 法库县| 丽江市| 永新县| 屯门区| 武夷山市|