- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄164976 > A40MX04-VQG80A FPGA, 6000 GATES, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | A40MX04-VQG80A |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 6000 GATES, PQFP80 |
| 封裝： | PLASTIC, VQFP-80 |
| 文件頁(yè)數(shù)： | 46/78頁(yè) |
| 文件大?。?/td> | 515K |
| 代理商： | A40MX04-VQG80A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
40MX and 42MX Automotive FPGA Families
1- 46
v3.0
TDO, I/O
Test Data Out
Serial data output for BST instructions and test data. This
pin functions as an I/O when "Reserve JTAG" is not
checked in the Designer software. BST pins are only
available in the A42MX24 and A42MX36 devices.
TMS, I/O
Test Mode Select
The TMS pin controls the use of the IEEE 1149.1
Boundary Scan pins (TCK, TDI, TDO). In flexible mode
when the TMS pin is set LOW, the TCK, TDI and TDO pins
are boundary-scan pins. Once the boundary scan pins are
in test mode, they will remain in that mode until the
internal boundary scan state machine reaches the "logic
reset" state. At this point, the boundary scan pins will be
released and will function as regular I/O pins. The "logic
reset" state is reached five TCK cycles after the TMS pin is
set High. In dedicated test mode, TMS functions as
specified in the IEEE 1149.1 specifications. IEEE JTAG
specification recommends a 10k
pull-up resistor on the
pin. BST pins are only available in A42MX24 and
A42MX36 devices.
VCC
Supply Voltage
Supply voltage for 40MX devices.
VCCA
Supply Voltage
Supply voltage for array in 42MX devices.
VCCI
Supply Voltage
Supply voltage for I/Os in 42MX devices.
WD, I/O
Wide Decode Output
When a wide decode module is used in a an A42MX24 or
A42MX36 device, this pin can be used as a dedicated
output from the wide decode module. This direct
connection eliminates additional interconnect delays
associated with regular logic modules. To implement the
direct I/O connection, connect an output buffer of any
type to the output of the wide decode macro and place
this output on one of the reserved WD pins. When a
wide decode module is not used, this pin functions as a
regular I/O pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX36-1BG272B | FPGA, 2438 CLBS, 36000 GATES, PBGA272 |
| A42MX36-1BGG272B | FPGA, 2438 CLBS, 36000 GATES, PBGA272 |
| A42MX36-1PQ208B | FPGA, 2438 CLBS, 36000 GATES, PQFP208 |
| A42MX36-1PQ240B | FPGA, 2438 CLBS, 36000 GATES, PQFP240 |
| A42MX36-1PQG208B | FPGA, 2438 CLBS, 36000 GATES, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A40MX04-VQG80I | 功能描述:IC FPGA MX SGL CHIP 6K 80-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA（17x17） |
| A40MX04-VQG80M | 制造商:Microsemi Corporation 功能描述:FPGA 6K GATES 547 CELLS 83MHZ/139MHZ 0.45UM 3.3V/5V 80VQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 6K 80-VQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 69 I/O 80VQFP |
| A40MX09-PL84 | 制造商:Microsemi SOC Products Group 功能描述: |
| A40P24 | 制造商:Pentair Technical Products / Hoffman 功能描述:Panel 37.00x21.00 fits 40.00x2 White, fits 40x24, Steel |
| A-40P24 | 制造商:Pentair Technical Products / Hoffman 功能描述:Panel 37.00x21.00 fits 40.00x2 制造商:PENTAIR TECNICAL PRODCUTS 功能描述:Panel 37.00x21.00 fits 40.00x2 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。