- 您現在的位置：買賣IC網 > PDF目錄373915 > AD7730LBR (ANALOG DEVICES INC) Bridge Transducer ADC PDF資料下載
參數資料
| 型號： | AD7730LBR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Bridge Transducer ADC |
| 中文描述： | 2-CH DELTA-SIGMA ADC, SERIAL ACCESS, PDSO24 |
| 封裝： | SOIC-24 |
| 文件頁數： | 16/52頁 |
| 文件大小： | 497K |
| 代理商： | AD7730LBR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD7730/AD7730L
–16–
REV. A
MD2
MD1
MD0
Operating Mode
0
0
0
Sync (Idle) Mode. In this mode, the modulator and filter are held in reset mode and the AD7730 is not
processing any new samples or data. Placing the part in this mode is equivalent to exerting the
SYNC
input pin. However, exerting the
SYNC
pin does not actually force these mode bits to 0, 0, 0. T he part
returns to this mode after a calibration or after a conversion in Single Conversion Mode. T his is the
default condition of these bits after Power-On/Reset.
Continuous Conversion Mode. In this mode, the AD7730 is continuously processing data and providing
conversion results to the Data Register at the programmed output update rate (as determined by the
Filter Register). For most applications, this would be the normal operating mode of the AD7730.
Single Conversion Mode. In this mode, the AD7730 performs a single conversion, updates the Data
Register, returns to the Sync Mode and resets the mode bits to 0, 0, 0. T he result of the single conversion
on the AD7730 in this mode will not be provided until the full settling time of the filter has elapsed.
Power-Down (Standby) Mode. In this mode, the AD7730 goes into its power-down or standby state.
Placing the part in this mode is equivalent to exerting the
STANDBY
input pin. However, exerting
STANDBY
does not actually force these mode bits to 0, 1, 1.
Zero-Scale Self-Calibration Mode. T his activates zero-scale self-calibration on the channel selected by
CH1 and CH0 of the Mode Register. T his zero-scale self-calibration is performed at the selected gain on
internally shorted (zeroed) inputs. When this zero-scale self-calibration is complete, the part updates the
contents of the appropriate Offset Calibration Register and returns to Sync Mode with MD2, MD1 and
MD0 returning to 0, 0, 0. T he
RDY
output and bit go high when calibration is initiated and return low
when this zero-scale self-calibration is complete to indicate that the part is back in Sync Mode and ready
for further operations.
Full-Scale Self-Calibration Mode. T his activates full-scale self-calibration on the channel selected by
CH1 and CH0 of the Mode Register. T his full-scale self-calibration is performed at the selected gain on
an internally-generated full-scale signal. When this full-scale self-calibration is complete, the part updates
the contents of the appropriate Gain Calibration Register and Offset Calibration Register and returns to
Sync Mode with MD2, MD1 and MD0 returning to 0, 0, 0. T he
RDY
output and bit go high when
calibration is initiated and return low when this full-scale self-calibration is complete to indicate that the
part is back in Sync Mode and ready for further operations.
Zero-Scale System Calibration Mode. T his activates zero scale system calibration on the channel selected
by CH1 and CH0 of the Mode Register. Calibration is performed at the selected gain on the input volt-
age provided at the analog input during this calibration sequence. T his input voltage should remain
stable for the duration of the calibration. When this zero-scale system calibration is complete, the part
updates the contents of the appropriate Offset Calibration Register and returns to Sync Mode with MD2,
MD1 and MD0 returning to 0, 0, 0. T he
RDY
output and bit go high when calibration is initiated and
return low when this zero-scale calibration is complete to indicate that the part is back in Sync Mode and
ready for further operations.
Full-Scale System Calibration Mode. T his activates full-scale system calibration on the selected input
channel. Calibration is performed at the selected gain on the input voltage provided at the analog input
during this calibration sequence. T his input voltage should remain stable for the duration of the calibra-
tion. When this full-scale system calibration is complete, the part updates the contents of the appropriate
Gain Calibration Register and returns to Sync Mode with MD2, MD1 and MD0 returning to 0, 0, 0.
T he
RDY
output and bit go high when calibration is initiated and return low when this full-scale calibra-
tion is complete to indicate that the part is back in Sync Mode and ready for further operations.
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
相關PDF資料 |
PDF描述 |
|---|---|
| AD7730LBRU | Bridge Transducer ADC |
| AD7730 | Bridge Transducer ADC |
| AD7730BN | Bridge Transducer ADC |
| AD7730BR | Bridge Transducer ADC |
| AD7730BRU | Bridge Transducer ADC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7730LBR-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 600sps 24-bit Serial 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.6KSPS 24BIT SERL 24SOIC W - Tape and Reel |
| AD7730LBR-REEL7 | 功能描述:IC ADC TRANSDUCER BRIDGE 24SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD7730LBRU | 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD7730LBRU-REEL | 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD7730LBRU-REEL7 | 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
發布緊急采購，3分鐘左右您將得到回復。