- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9866BCP (ANALOG DEVICES INC) Broadband Modem Mixed Signal Front End PDF資料下載
參數資料
| 型號： | AD9866BCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | Broadband Modem Mixed Signal Front End |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, QCC64 |
| 封裝： | MO-220-VMMD, LFCSP-64 |
| 文件頁數： | 39/48頁 |
| 文件大小： | 1647K |
| 代理商： | AD9866BCP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9866
POWER CONTROL AND DISSIPATION
POWER-DOWN
The AD9866 provides the ability to control the power-on state
of various functional blocks. The state of the PWRDWN pin
along with the contents of Reg. 0x01 and Reg. 0x02 allow two
user-defined power settings that are pin selectable. The default
settings
1
are such that Reg. 0x01 has all blocks powered on (all
bits 0), while Reg. 0x02 has all blocks powered down excluding
the PLL such that the clock signal remains available at
CLKOUT1 and CLKOUT2. When the PWRDWN pin is low,
the functional blocks corresponding to the bits in Reg. 0x01 are
powered down. When the PWRDWN is high, the functional
blocks corresponding to the bits in Reg. 0x02 are powered
down. PWRDWN immediately affects the designated functional
blocks with minimum digital delay.
Table 23. SPI Registers Associated with Power-Down and
Half-Duplex Power Savings
Address (Hex)
Bit
Description
0x01
(7)
PLL
(6)
TxDAC/IAMP
(5)
TX Digital
(4)
REF
(3)
ADC CML
(2)
ADC
(1)
PGA BIAS
(0)
Rx PGA
0x02
(7)
PLL
(6)
TxDAC/IAMP
(5)
TX Digital
(4)
REF
(3)
ADC CML
(2)
ADC
(1)
PGA BIAS
(0)
Rx PGA
0x03
(7:3)
Tx OFF Delay
(2)
Rx PWRDWN
via TXEN
(1)
Enable Tx
PWRDWN
(0)
Enable Rx
PWRDWN
Rev. 0 | Page 39 of 48
Comments
PWRDWN = 0
Default setting is all
functional blocks
powered on.
PWRDWN = 1
Default setting is all
functional blocks
powered off
excluding PLL.
Half-duplex power
savings.
1
With MODE = 1 and CONFIG = 1, Reg. 0x02 default settings are with all
blocks powered off, with RXCLK providing a buffered version of the signal
appearing at OSCIN. This setting results in the lowest power consumption
upon power-up while still allowing AD9865 to generate the system clock via a
crystal.
HALF-DUPLEX POWER SAVINGS
Significant power savings can be realized in applications having
a half-duplex protocol allowing only the Rx or Tx path to be
operational at any instance. The power-savings method depends
on whether the AD9866 is configured for a full- or half-duplex
interface. Functional blocks having fast power on/off times for
the Tx and Rx path are controlled by the following bits:
TxDAC/IAMP, Tx Digital, ADC, and RxPGA.
In the case of a full-duplex digital interface (MODE = 1), one
can set Reg. 0x01 to 0x60 and Reg. 0x02 to 0x05 (or vice versa)
such that the AD9866’s Tx and Rx path are never powered on
simultaneously. The PWRDWN pin can then be used to control
what path is powered on, depending on the burst type. During a
Tx burst, the Rx path’s PGA and ADC blocks can typically be
powered down within 100 ns, while the Tx paths DAC, IAMP,
and digital filter blocks are powered up within 0.5 μs. For an Rx
burst, the Tx path’s can be powered down within 100 ns, while
the Rx circuitry is powered up within 2 μs.
The TXQUIET pin can also be used with the full-duplex
interface to quickly power down the IAMP and disable the
interpolation filter by setting this pin low. This is meant to
maintain backward compatibility with the AD9875/AD9876
MxFEs with the exception that the TxDAC remains powered if
its IOUTP outputs are used. In most applications, the interpola-
tion filter needs to be flushed with 0s before or after being
powered down. This ensures that, upon power-up, the TxDAC
(and IAMP) have a negligible differential dc offset, thus
preventing spectral splatter due to an impulse transient.
Applications using a half-duplex interface (MODE = 0) can
benefit from an additional power savings feature made available
in Reg. 0x03. This register is effective only for a half-duplex
interface. Besides providing power savings for half-duplex
applications, this feature allows the AD9866 to be used in
applications that need only its Rx (or Tx) path functionality
through pin-strapping, making a serial port interface (SPI)
optional. This feature also allows the PWRDWN pin to retain
its default function as a master power control, as defined in
Table 10.
The default
settings for Reg. 0x03 provide fast power control of
the functional blocks in the Tx and Rx signal paths (outlined
above) using the TXEN pin. The TxDAC still remains powered
on in this mode, while the IAMP is powered down. Significant
current savings are typically realized when the IAMP is
powered down.
For a Tx burst, the falling edge of TXEN is used to generate an
internal delayed signal for powering down the Tx circuitry.
Upon receipt of this signal, power-down of the Tx circuitry
occurs within 100 ns. The user-programmable delay for the Tx
相關PDF資料 |
PDF描述 |
|---|---|
| AD9870 | IF Digitizing Subsystem |
| AD9870EB | IF Digitizing Subsystem |
| AD9873 | Analog Front End Converter for Set-Top Box, Cable Modem |
| AD9873-EB | Analog Front End Converter for Set-Top Box, Cable Modem |
| AD9873JS | Analog Front End Converter for Set-Top Box, Cable Modem |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9866BCPRL | 制造商:Analog Devices 功能描述:Mixed Signal Front End 64-Pin LFCSP EP T/R |
| AD9866BCPZ | 功能描述:IC PROCESSOR FRONT END 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9866BCPZRL | 功能描述:IC PROCESSOR FRONT END 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9866CHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed Signal Front End |
| AD9866-EB | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:12B MXFE CONVERTER FOR BROADBAND MODEMS - Bulk |
發布緊急采購，3分鐘左右您將得到回復。