欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9923ABBCZ
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
中文描述: SPECIALTY CONSUMER CIRCUIT, PBGA105
封裝: 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105
文件頁數: 24/88頁
文件大小: 852K
代理商: AD9923ABBCZ
AD9923A
Increasing H-Clock Width During HBLK
The AD9923A allows the H1 to H4 pulse width to be increased
during the HBLK interval. The H-clock pulse width can in-
crease by reducing the H-clock frequency (see Table 13).
Rev. 0 | Page 24 of 88
The HBLKWIDTH register (Register 0x35, Bits[6:4]) is a 3-bit
register that allows the H-clock frequency to be reduced by 1/2,
1/4, 1/6, 1/8, 1/10, 1/12, or 1/14. The reduced frequency only
occurs for H1 to H4 pulses that are located within the HBLK area.
Horizontal Timing Sequence Example
Figure 33 shows an example of a CCD layout. The horizontal
register contains 28 dummy pixels that occur on each line
clocked from the CCD. In the vertical direction, there are 10
optical black (OB) lines at the front of the readout and two at
the back of the readout. The horizontal direction has four OB
pixels in the front and 48 OB pixels in the back.
Figure 34 shows the basic sequence layout to use during the
effective pixel readout. The 48 OB pixels at the end of each line
are used for CLPOB signals. PBLK is optional and it is often
used to blank the digital outputs during the noneffective CCD
pixels. HBLK is used during the vertical shift interval.
The HBLK, CLPOB, and PBLK parameters are programmed in
the V-sequence registers. More elaborate clamping schemes can
be used, such as adding a separate sequence to clamp during the
entire line of OB pixels. This requires configuring a separate
V-sequence for reading the OB lines.
The CLPMASKSTART and CLPMASKEND registers can be used
to disable the CLPOB on a few lines without affecting the setup of
the clamp sequences.
HORIZONTAL CCD REGISTER
EFFECTIVE IMAGE AREA
28 DUMMY PIXELS
48 OB PIXELS
4 OB PIXELS
10 VERTICAL
OB LINES
2 VERTICAL
OB LINES
V
H
0
Figure 33. CCD Configuration Example
Table 13. HBLK Width Register
Register
HBLKWIDTH
Length (Bits)
3
Range
1× to 1/14× pixel rate
Description
Controls H1 to H4 width during HBLK as a fraction of pixel rate
0: same frequency as the pixel rate
1: 1/2 pixel frequency, that is, doubles the H1 to H4 pulse width
2: 1/4 pixel frequency
3: 1/6 pixel frequency
4: 1/8 pixel frequency
5: 1/10 pixel frequency
6: 1/12 pixel frequency
7: 1/14 pixel frequency
VERTICAL SHIFT
VERT. SHIFT
CCDIN
SHP
SHD
HL/H1/H3
H2/H4
HBLK
PBLK
CLPOB
OPTICAL BLACK
DUMMY
EFFECTIVE PIXELS
OPTICAL BLACK
OPTICAL BLACK
HD
0
Figure 34. Horizontal Sequence Example
相關PDF資料
PDF描述
AD9923ABBCZRL CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
AD9925BBCZRL CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925 CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925BBCZ CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9927 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
相關代理商/技術參數
參數描述
AD9923ABBCZRL 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9923BBCZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9923BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9924BBCZ 制造商:Analog Devices 功能描述:
AD9924BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
主站蜘蛛池模板: 南丹县| 泰宁县| 五指山市| 曲靖市| 乌海市| 凯里市| 黔西县| 吴桥县| 阳原县| 永靖县| 新兴县| 昌黎县| 运城市| 临高县| 嵩明县| 九江市| 金门县| 靖西县| 辛集市| 锦州市| 岳池县| 安平县| 乌拉特后旗| 叙永县| 仁布县| 柳江县| 山东省| 阿克陶县| 盐池县| 兰西县| 八宿县| 达拉特旗| 新绛县| 乐山市| 南华县| 永康市| 南京市| 湖南省| 资兴市| 庆云县| 峨眉山市|