- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9923ABBCZ (ANALOG DEVICES INC) CCD Signal Processor with V-Driver and Precision Timing⑩ Generator PDF資料下載
參數資料
| 型號： | AD9923ABBCZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA105 |
| 封裝： | 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105 |
| 文件頁數： | 56/88頁 |
| 文件大小： | 852K |
| 代理商： | AD9923ABBCZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
AD9923A
Rev. 0 | Page 56 of 88
6dB ~ 42dB
CCDIN
CLI
DIGITAL
FILTER
CLPOB
DC RESTORE
OPTICAL BLACK
CLAMP
12-BIT
ADC
VGA
DAC
8
CDS
INTERNAL
V
REF
2V FULL SCALE
PRECISION
TIMING
GENERATION
SHP
SHD
1.5V
OUTPUT
DATA
LATCH
REFT
REFB
DOUT PHASE
V-H
TIMING
GENERATION
SHP
SHD
DOUT
PHASE
CLPOB
PBLK
PBLK
1.0V
2.0V
DOUT
DCLK
AD9923A
0.1μF
VGA GAIN
REGISTER
0.1μF
0.1μF
CLAMP LEVEL
REGISTER
12
DOUT
DLY
DCLK
MODE
FIXED
DELAY
CLI
1
0
0
Figure 73. Analog Front End Functional Block Diagram
ANALOG FRONT END DESCRIPTION/OPERATION
The AD9923A signal processing chain is shown in Figure 73.
Each step is essential to achieve a high quality image from the
raw CCD pixel data.
DC Restore
To reduce the large dc offset of the CCD output signal, a dc restore
circuit is used with an external 0.1 μF series coupling capacitor.
This restores the dc level of the CCD signal to approximately 1.5 V
so that it is compatible with the 3 V supply voltage of the AD9923A.
Correlated Double Sampler
The CDS circuit samples each CCD pixel twice to extract video
information and reject low frequency noise. The timing shown in
Figure 20 illustrates how the two internally generated CDS
clocks, SHP and SHD, are used to sample the reference and data
levels of the CCD signal, respectively. The placement of the SHP
and SHD sampling edges is determined by the setting of the
SHPLOC and SHDLOC registers located at Address 0x37.
Placement of these clock signals is critical to achieve the best
CCD performance.
The CDS gain can be set to 3 dB, 0 dB (default), +3 dB, or +6 dB
in the CDSGAIN register, Address 0x04. The +3 dB and +6 dB
settings improve noise performance, but reduce the input range
(see Figure 8).
Variable Gain Amplifier
The VGA stage provides gain in the range of 6 dB to 42 dB,
programmable with 10-bit resolution through the serial digital
interface. A minimum gain of 6 dB is needed to match a 1 V input
signal with an ADC full-scale range of 2 V. When compared to 1 V
full-scale systems, the equivalent range of gain is 0 dB to 36 dB.
The VGA gain curve follows a linear-in-dB characteristic. The
exact VGA gain can be calculated for any gain register value
using the following equation
Gain
(dB) = (0.0358 ×
Code
) + 5.5 dB
where the code range is 0 to 1023.
0
VGA GAIN REGISTER CODE
Figure 74. VGA Gain Curve
V
42
36
30
24
18
12
6
0
127
255
383
511
639
767
895
1023
ADC
The AD9923A uses a high performance ADC architecture
optimized for high speed and low power. Differential nonlin-
earity (DNL) performance is typically better than 1 LSB. The
ADC uses a 2 V input range. See Figure 6 and Figure 8 for
typical linearity and noise performance plots.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9923ABBCZRL | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| AD9925BBCZRL | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925 | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925BBCZ | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9927 | 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9923ABBCZRL | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發布緊急采購，3分鐘左右您將得到回復。