欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9923ABBCZ
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
中文描述: SPECIALTY CONSUMER CIRCUIT, PBGA105
封裝: 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105
文件頁數: 39/88頁
文件大小: 852K
代理商: AD9923ABBCZ
AD9923A
VERTICAL TIMING EXAMPLE
To better understand how the AD9923A vertical timing
generation is used, consider the example CCD timing chart
in Figure 52. It illustrates a CCD using a general three-field
readout technique. As described in the Complete Field:
Combining V-Sequences section, each readout field should
be divided into separate regions to perform each step of the
readout. The sequence change position (SCP) registers deter-
mine the line boundaries for each region. Then, the VSEQSEL
registers assign a V-sequence to each region. Each V-sequence
contains specific timing information required for each region:
XV1 to XV6 pulses (using VPAT groups), HBLK/CLPOB timing,
and VSG patterns for the SG active lines.
Rev. 0 | Page 39 of 88
The example shown in Figure 52 requires four regions, labeled
Region 0, Region 1, Region 2, and Region 3, for each of the
three fields. Because the AD9923A allows many individual
fields to be programmed, Field 0, Field 1, and Field 2 can be
created to meet the requirements of this timing example. In this
example, the four regions for each field are very similar, but the
individual registers for each field allow flexibility to accommodate
more complex timing requirements.
Region 0
Region 0 is a high speed vertical shift region. Sweep mode can
be used to generate this timing operation, with the desired
number of high speed vertical pulses needed to clear any charge
from the vertical registers of the CCD.
Region 1
Region 1 consists of two lines and uses standard, single line,
vertical shift timing. The timing of this region is the same as the
timing of Region 3.
Region 2
Region 2 is the sensor gate line, where the VSG pulses transfer
the image into the vertical CCD registers. This region might
require use of the second V-pattern group for the SG active line.
Region 3
Region 3 also uses the standard, single line, vertical shift timing,
the same timing used in Region 1. In summary, four regions are
required in each of the three fields.
The timing for Region 1 and Region 3 is essentially the same,
reducing the complexity of the register programming. Other
registers, such as the MODE register, shutter control registers
(that is, TRIGGER, and the registers to control the SUBCK,
VSUB, MSHUT, and STROBE outputs), and the AFE gain
registers, VGAGAIN and CDSGAIN, must be used during the
readout operation. These registers are explained in the MODE
Register and Variable Gain Amplifier sections.
相關PDF資料
PDF描述
AD9923ABBCZRL CCD Signal Processor with V-Driver and Precision Timing⑩ Generator
AD9925BBCZRL CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925 CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9925BBCZ CCD Signal Processor with Vertical Driver and Precision Timing Generator
AD9927 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
相關代理商/技術參數
參數描述
AD9923ABBCZRL 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9923BBCZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9923BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9924BBCZ 制造商:Analog Devices 功能描述:
AD9924BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
主站蜘蛛池模板: 弋阳县| 安陆市| 邢台市| 尼玛县| 嵊州市| 桃江县| 临朐县| 奉节县| 沧源| 彭州市| 东乡县| 滦南县| 远安县| 和林格尔县| 凌云县| 宁陵县| 昌吉市| 莱州市| 商水县| 西吉县| 施秉县| 旺苍县| 兴文县| 克什克腾旗| 富顺县| 奉贤区| 苍山县| 房山区| 荣昌县| 黑水县| 拉孜县| 长沙市| 济南市| 双鸭山市| 六盘水市| 兰坪| 湖南省| 大洼县| 噶尔县| 紫阳县| 绵竹市|