- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9923ABBCZ (ANALOG DEVICES INC) CCD Signal Processor with V-Driver and Precision Timing⑩ Generator PDF資料下載
參數資料
| 型號： | AD9923ABBCZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA105 |
| 封裝： | 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105 |
| 文件頁數： | 71/88頁 |
| 文件大小： | 852K |
| 代理商： | AD9923ABBCZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
AD9923A
Rev. 0 | Page 71 of 88
Table 46. Miscellaneous Registers
Address
(Hex)
Bits
10
[0]
11
[0]
12
[0]
Data
Default
Value
0
0
1
Update
Type
SCK
VD
SCK
Name
SW_RST
OUTCONTROL
SYNCENABLE
Description
Software reset. Bit resets to 0.
1: reset Register 0x00 to Register 0x91 to default values.
0: make all outputs dc inactive.
1: enable outputs at next VD edge.
0: configure Ball G7 as an output signal, determined by
Register 0x12, Bits[9:8].
1: external synchronization enable (configure Ball G7 as SYNC input).
Test mode only. Must be set to 0.
When SYNCENABLE = 0, selects which signal is output on the SYNC pin.
0: CLPOB.
1: PBLK.
2: GPO (from Register 0x1A).
3: TESTOUT (from shutter registers).
SYNC active polarity.
0: active low.
1: active high.
Suspends clocks during SYNC active pulse.
0: don’t suspend.
1: suspend.
Timing core reset bar.
0: reset TG core.
1: resume operation.
CLO oscillator reset.
0: oscillator in power-down state.
1: resume oscillator operation.
Test mode only. Must be set to 0.
Test mode only. Must be set to 0.
Serial update line. Sets the HD line within the field to update the VD
updated registers.
Prevents the updating of the VD updated registers.
0: normal update.
1: prevent update of VD updated registers.
General-purpose output (GPO) value when SYNCENABLE = 0 and
OUTPUTPBLK = 2.
0: GPO is low at next VD edge.
1: GPO is high at next VD edge.
13
14
15
16
17
18
[7:1]
[9:8]
[0]
[0]
[0]
[0]
[7:0]
[8]
[11:0]
0
0
0
0
0
0
0
0
0
SCK
SCK
SCK
SCK
SCK
VD
TEST
OUTPUTPBLK
SYNCPOL
SYNCSUSPEND
TGCORE_RSTB
OSC_RST
TEST1
TEST2
UPDATE
19
1A
[0]
[0]
0
0
SCK
VD
PREVENTUP
GPO
Table 47. VD/HD Registers
Address
(Hex)
Bits
20
[0]
21
[0]
22
[12:0]
[24:13]
Data
Default
Value
0
0
0
0
Update
Type
SCK
SCK
VD
Name
MASTER
VDHDPOL
HDRISE
VDRISE
Description
VD/HD master or slave mode.
0: slave mode.
1: master mode.
VD/HD active polarity.
0: low.
1: high.
Rising edge location for HD.
Rising edge location for VD.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9923ABBCZRL | CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
| AD9925BBCZRL | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925 | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9925BBCZ | CCD Signal Processor with Vertical Driver and Precision Timing Generator |
| AD9927 | 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9923ABBCZRL | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發布緊急采購，3分鐘左右您將得到回復。