- 您現在的位置：買賣IC網 > PDF目錄373971 > AD9929BBCZ (ANALOG DEVICES INC) CCD Signal Processor with Precision Timing Generator PDF資料下載
參數資料
| 型號： | AD9929BBCZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | CCD Signal Processor with Precision Timing Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA64 |
| 封裝： | 9 X 9 MM, LEAD FREE, PLASTIC, MO-205-AB, CSBGA-64 |
| 文件頁數： | 24/64頁 |
| 文件大小： | 558K |
| 代理商： | AD9929BBCZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD9929
As shown in Figure 17, the H2 output is the inverse of H1. The
internal propagation delay resulting from the signal inversion is
less than 1 ns, which is significantly less than the typical rise
Rev. A | Page 24 of 64
time driving the CCD load. This results in a H1/H2 crossover
voltage at approximately 50% of the output swing. The
crossover voltage is not programmable.
NOTES
1. PIXEL CLOCK PERIOD IS DIVIDED INTO 48 POSITIONS, PROVIDING FINE EDGE RESOLUTION FOR HIGH SPEED CLOCKS.
2. THERE IS A FIXED DELAY FROM THE CLI INPUT TO THE INTERNAL PIXEL PERIOD POSITIONS (
t
CLIDLY
= 6ns TYP).
P[0]
P[48] = P[0]
P[12]
P[24]
P[36]
1 PIXEL
PERIOD
CLI
t
CLIDLY
POSITION
0
Figure 15. High Speed Clock Resolution from CLI Master Clock Input
3
H1
H2
CCD
SIGNAL
RG
PROGRAMMABLE CLOCK POSITIONS
1. RG RISING EDGE (FIXED EDGE AT 000000)
2. RG FALLING EDGE (RGNEGLOC (ADDRESS 0x03))
3. SHP SAMPLE LOCATION (SHPLOC (ADDRESS 0x02))
4. SHD SAMPLE LOCATION (SHDLOC (ADDRESS 0x02))
5. H1 RISING EDGE LOCATION (H1POSLOC (ADDRESS 0x03))
6. H1 NEGATIVE EDGE LOCATION (FIXED AT (H1POSLOC + 24 STEPS))
7. H2 IS ALWAYS THE INVERSE OF H1
4
1
2
5
6
CDS
(INTERNAL)
0
Figure 16. High Speed Clock Programmable Locations
Table 15. RG, H1, SHP, SHD, DCLK, and DOUTPHASE Timing Parameters
Register Name
Bit Width
Register Type
RGNEGLOC
1
6b
Control (Address 0x03)
H1POSLOC
1
6b
Control (Address 0x03)
SHPLOC
1
6b
Control (Address 0x02)
SHDLOC
1
6b
Control (Address 0x02)
DOUTPHASE
1
6b
Control (Address 0x02)
DCLKPHASE
6b
Control (Address 0x02)
Range
0 to 47 Edge Location
0 to 47 Edge Location
0 to 47 Edge Location
0 to 47 Edge Location
0 to 47 Edge Location
0 to 47 Edge Location
Description
Falling Edge Location for RG
Positive Edge Location for H1
Sample Location for SHP
Sample Location for SHD
Phase Location of Data Output [9:0]
Positive Edge of DCLK 1
1
The two MSB bits are used to select the quadrant
相關PDF資料 |
PDF描述 |
|---|---|
| AD9929 | CCD Signal Processor with Precision Timing Generator |
| AD9937 | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937KCP | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937KCPRL | TVPS00RF-25-35PB W/ PC CONTACT |
| AD9942 | Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9929BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9937 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937BCPZ-24 | 制造商:Analog Devices 功能描述: |
| AD9937BCPZ-27 | 功能描述:IC CCD SIGNAL PROC/GEN 制造商:analog devices inc. 系列:* 零件狀態:上次購買時間 標準包裝:1 |
| AD9937BCPZRL-24 | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。