- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360999 > ISP1183BS (NXP SEMICONDUCTORS) Low-power Universal Serial Bus interface device with DMA PDF資料下載
參數(shù)資料
| 型號(hào)： | ISP1183BS |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | Low-power Universal Serial Bus interface device with DMA |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQCC32 |
| 封裝： | 5 X 5 MM, 0.85 MM HEIGHT, PLASTIC, MO-220, SOT-617-1, HVQFN-32 |
| 文件頁(yè)數(shù)： | 27/62頁(yè) |
| 文件大小： | 295K |
| 代理商： | ISP1183BS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)
Philips Semiconductors
ISP1183
Low-power USB interface device with DMA
Product data
Rev. 01 — 24 February 2004
27 of 62
9397 750 11804
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
[1]
[2]
[3]
Validating an OUT endpoint buffer causes unpredictable behavior of the ISP1183.
Clearing an IN endpoint buffer causes unpredictable behavior of the ISP1183.
Reads a copy of the Status register: executing this command does not clear any status bits or interrupt bits.
13.1 Initialization commands
Initialization commands are used during the enumeration process of the USB
network. These commands are used to configure and enable the embedded
endpoints. They also set the USB assigned address of the ISP1183 and perform
device reset.
13.1.1
Endpoint Configuration register (R/W: 30H–3FH/20H–2FH)
This command accesses the Endpoint Configuration register (ECR) of the target
endpoint. It defines the endpoint type (isochronous or bulk/interrupt), direction
(OUT/IN), FIFO size and buffering scheme. It also enables the endpoint FIFO. The
register bit allocation is shown in
Table 14
. A bus reset will disable all endpoints.
The allocation of FIFO memory takes place only after
all
16 endpoints have been
configured in sequence (from endpoint 0 OUT to endpoint 14). Although the control
endpoints have fixed configurations, they must be included in the initialization
sequence and configured with their default values (see
Table 4
). Automatic FIFO
allocation starts when endpoint 14 is configured.
Remark:
If any change is made to an endpoint configuration that affects the allocated
memory (size, enable/disable), the FIFO memory contents of
all
endpoints become
invalid. Therefore, all valid data must be removed from enabled endpoints before
changing the configuration.
Code (hex): 20 to 2F —
write (control OUT, control IN, endpoints 1 to 14)
DMA commands
Write or read DMA Function and
Scratch register
Write or read DMA
Configuration
Write or read DMA Counter
General commands
Read Control OUT Error Code
DMA Function and
Scratch register
DMA Configuration
register
DMA Counter register
B2/B3
write or read 2 bytes
Section 13.3.1 on page 36
F0/F1
write or read 2 bytes
Section 13.3.2 on page 37
F2/F3
write or read 2 bytes
Section 13.3.3 on page 38
Error Code register
endpoint 0 OUT
Error Code register
endpoint 0 IN
Error Code register
endpoints 1 to 14
all registers with write
access
Frame Number register
Chip ID register
Interrupt register
A0
read 1 byte
Section 13.4.1 on page 38
Read Control IN Error Code
A1
read 1 byte
Read Endpoint n Error Code
(n = 1 to 14)
Unlock Device
A2 to AF
read 1 byte
B0
write 2 bytes
Section 13.4.2 on page 39
Read Frame Number
Read Chip ID
Read Interrupt register
B4
B5
C0
read 1 or 2 bytes
read 2 bytes
read 4 bytes
Section 13.4.3 on page 40
Section 13.4.4 on page 41
Section 13.4.5 on page 41
Table 13:
Name
Command and register summary
…continued
Destination
Code
(hex)
Transaction
Reference
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1301 | Universal Serial Bus On-The-Go transceiver |
| ISP1301BS | Universal Serial Bus On-The-Go transceiver |
| ISP1362 | Single-chip Universal Serial Bus On-The-Go controller |
| ISP1362BD | Single-chip Universal Serial Bus On-The-Go controller |
| ISP1362EE | Single-chip Universal Serial Bus On-The-Go controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1183BS,118 | 功能描述:USB 接口集成電路 FULL-SPD USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1183BS,151 | 功能描述:USB 接口集成電路 FULL-SPD USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1183BS,157 | 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1183BSFA | 功能描述:IC USB HOST CTRL LOW-SPD 32HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(pán)（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ISP1183BS-S | 功能描述:USB 接口集成電路 FULL-SPD USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。