- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382345 > MPC823UM_REV1_16-CPM7 (Motorola, Inc.) 10 AMP SUBMINIATURE POWER RELAY PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC823UM_REV1_16-CPM7 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 10 AMP SUBMINIATURE POWER RELAY |
| 中文描述： | 通信處理器模塊 |
| 文件頁數(shù)： | 16/74頁 |
| 文件大小： | 234K |
| 代理商： | MPC823UM_REV1_16-CPM7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Communication Processor Module
16-394
MPC823 REFERENCE MANUAL
MOTOROLA
S
C
1
P
16.11.6.8 SENDING A PREAMBLE.
A preamble sequence provides a convenient way for
you to ensure that the line is idle before you start a new message. The preamble sequence
is constructed of consecutive ones that are one character long. If the preamble bit in a buffer
descriptor is set, a serial management controller sends a preamble sequence before
transmitting that data buffer. For 8 data bits, no parity, 1 stop bit, and 1 start bit, a preamble
of 10 ones would be sent before the first character in the buffer. If no preamble sequence is
sent, data from two ready transmit buffers can be transmitted without causing a delay on the
transmit pin between the two transmit buffers.
16.11.6.9 SMCx UART CONTROLLER ERRORS.
The SMCx UART controller reports
character reception error conditions via the channel buffer descriptors and the SMCx UART
event register. The SMCx UART controller has no transmission errors, which means you
cannot stop the transmission of characters in SMCx UART mode.
Overrun Error
—
The SMCx UART controller maintains a two-character length FIFO for
receiving data. The data is moved to the buffer after the first character is received into
the FIFO and if a receiver FIFO overrun occurs, the channel writes the received
character into the internal FIFO. Then the channel writes the received character to the
buffer, closes it, sets the OV bit in the receive buffer descriptor, and generates a receive
interrupt if it is enabled. Reception then continues as normal.
Parity Error
—
When this error occurs, the channel writes the received character to the
buffer, closes it, sets the PR bit in the buffer descriptor, and generates the receive
interrupt if it is enabled. Reception then continues as normal.
Idle Sequence Receive Error—An idle is detected when one character consisting of all
ones is received. Once an idle is received, the channel counts the number of
consecutive idle characters. If the count reaches the MAX_IDL value, the buffer is
closed, and an receive interrupt is generated. If no receive buffer is open, this event
does not generate an interrupt or any status information. The idle counter is reset every
time a character is received.
Framing Error
—
The SMCx UART controller receives this error when it receives a
character with no stop bit. When this error occurs, the channel writes the received
character to the buffer, closes the buffer, sets the FR bit in the buffer descriptor, and
generates the receive interrupt if it is enabled. When this error occurs, parity is not
checked for the character.
Break Sequence Error—This error occurs when the SMCx UART receiver receives an
all-zero character with a framing error. When it occurs, the channel increments the
BRKEC entry and generates a maskable BRK interrupt in the SMCE–UART register.
The channel also measures the length of the break sequence and stores this value in
the BRKLN counter. If the channel was in the middle of buffer processing when the
break was received, the buffer is closed with the BR bit in the receive buffer descriptor
set and the receive interrupt is generated if it is enabled.
Note:
The SMCx UART controller may occasionally get an overrun error when the line
is idle, in which case, ignore the error.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC9109 | LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP |
| MPC9229 | 400 MHz Low Voltage PECL Clock Synthesizer |
| MPC9230 | 800 MHz Low Voltage PECL Clock Synthesizer |
| MPC9350 | LOW VOLTAGE PLL CLOCK DRIVER |
| MPC9350D | LOW VOLTAGE PLL CLOCK DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC823VR66B2T | 功能描述:微處理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC823VR75B2T | 功能描述:微處理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC823VR81B2T | 功能描述:微處理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC823ZQ66B2T | 功能描述:微處理器 - MPU PORTABLE SYSTEM MPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC823ZQ75B2T | 功能描述:微處理器 - MPU PORTABLE SYSTEM MPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。