
TFP6422, TFP6424
PanelBus
DIGITAL TRANSMITTER/VIDEO ENCODER COMBO
SLDS118 – MARCH 2000
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
NAME
POWER
RAIL
NO.
I/O
DESCRIPTION
INT1/CLKOUT
DVDD
7
O
This pin can be programmed as clock or interrupt output.
Clock out – The internal TV encoder PLL drives CLKOUT. The frequency of CLKOUT is
programmable and depends on TV standards, and the desired horizontal and vertical
overscan compensation ratios. An external graphic controller may use CLKOUT directly to
source video pixel data to DATA[11:0] bus and to clock out timing control signals HSYNC,
VSYNC and BLANK, or alternatively, use CLKOUT as a reference signal to generate a clock
internally to clock out the video pixel data and timing control. In the first case, the CLKOUT
should be connected directly to CLKIN. In the second case, the clock signal generated by the
graphics controller should be connected to CLKIN[1:0] if the clock is a differential pair, or
CLKIN[0] if the clock is single-ended with CLKIN1 connected to VDDQ/2.
Interrupt for hot plug support
INT1 is an open drain signal and an assertion low interrupt request informing the graphics
controller of Flat Panel/secondary monitor hot–plug or hot unplug event. When this pin is
programmed as CLKOUT, INT0# is used for hot plug support.
HSYNC
DVDD
4
I
Horizontal sync input
VSYNC
DVDD
5
I
Vertical sync input
BLANK
DVDD
2
I
Blanking signal – BLANK is low during blanking interval and high during active video.
DATA[11:0]
DVDD
49–54,
59–64
I
DATA[11:0] is the pixel port
Reference Crystal
XTALO
PVDD
34
I
Terminal for reference crystal for the internal video encoder PLL or external reference
oscillator input.
XTALI
PVDD
33
I
Terminal for reference crystal for the internal video encoder PLL. Leave unconnected if an
external oscillator is connected to XTAL0.
DVI Output
TX2+
TVDD
28
A
Red channel positive transmitter output – positive side of red channel T.M.D.S. low voltage
signal differential output pair. Red channel transmits red pixel data in active display and 00
control bits in blank.
TX2–
TVDD
27
A
Red channel negative transmitter output – Negative side of red channel T.M.D.S. low voltage
signal differential output pair.
TX1+
TVDD
25
A
Green channel positive transmitter output – Positive side of green channel T.M.D.S. low
voltage signal differential output pair. Green channel transmits green pixel data in active
display and 00 control bits in blank.
TX1–
TVDD
24
A
Green channel negative transmitter output – Negative side of green channel T.M.D.S. low
voltage signal differential output pair.
TX0+
TVDD
22
A
Blue channel positive transmitter output – Positive side of blue channel T.M.D.S. low voltage
signal differential output pair. Blue channel transmits blue pixel data in active display and
HSYNC, VSYNC control signals in blank.
TX0–
TVDD
21
A
Blue channel negative transmitter output – Negative side of blue channel T.M.D.S. low voltage
signal differential output pair.
TXC+
TVDD
30
A
Clock positive transmitter output – Positive side of reference clock T.M.D.S. low voltage signal
differential output pair.
TXC–
TVDD
31
A
Clock negative transmitter output – Negative side of reference clock T.M.D.S. low voltage
signal differential output pair.
TFADJ
TVDD
19
A
T.M.D.S. drivers full scale adjust control
A 2 k
resistor must be connected between this pin and TVSS.
PRODUCT
PREVIEW