- 您現在的位置：買賣IC網 > PDF目錄98229 > THS8083APZPG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數資料
| 型號： | THS8083APZPG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | GREEN, PLASTIC, HTQFP-100 |
| 文件頁數： | 43/63頁 |
| 文件大小： | 320K |
| 代理商： | THS8083APZPG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
65
6.4.5.2 Dynamic Performance
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
PARAMETER
ADC_INTREF
MIN
TYP
MAX
UNIT
Effective number of bits, ENOB (from SNR)
fI = 20 MHz
6.7
Bits
Signal-to-total ratio without distortion, SNR
fI = 20 MHz
42
dB
Total harmonic distortion, THD
fI = 1 MHz
49
dB
Spurious free dynamic range, SFDR
fI = 1 MHz
52
dB
Analog input full-power bandwidth, BW
(see Note 11)
500
MHz
Based on analog input voltage of 1 dB FS referenced to the full-scale input range and a clock signal with 50% duty cycle
NOTE 11: Analog input bandwidth—The analog input bandwidth is defined as the maximum frequency of the input sine that can be applied to the
device for which a 3 dB attenuation is observed in the reconstructed signal.
6.4.5.3 Clamp
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
PARAMETER
ADC_INTREF
MIN
TYP
MAX
UNIT
Clamp code adjustment range
See Note 12
100
138
LSB
Clamp code adjustment range
See Note 12
100
138
LSB
Clamp acquisition time at input dc level change
Input level changed by
Within 10% of final value
1
ms
Clamp acquisition time at input dc level change
Input level changed by
100 mV
Within 1 LSB of final value
2.4
ms
Clamp acquisition time, clamp code change
Clamp changed from
minimum to maximum
Within 1 LSB
500
1000
ns
Clamp droop error
Droop between 2 clamps at 15 kHz line rate
0.5
1.6
LSB
Clamp droop error
Droop between 2 clamps at 15 kHz line rate
0.5
1.6
LSB
NOTE 12: Clamp code adjustment range—A dc-input signal is applied to the device. The clamp code is changed from minimum to maximum
setting. The corresponding change in the ADC output code is defined as the clamp code adjustment range.
6.4.6
Coarse PGA
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Full-scale adjustment range
0.4
1.2
V
Accuracy
± 6
LSB
6.4.7
Fine PGA
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Full-scale adjustment range
4
8
LSB
相關PDF資料 |
PDF描述 |
|---|---|
| THS8083CPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| THS8133ACPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHPG4 | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133CPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| THS8083CPZP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| THS8083EVM | 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk |
| THS8083T | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL |
| THS8-10R-D | 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES |
| THS8133 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION |
發布緊急采購，3分鐘左右您將得到回復。