欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: THS8083APZPG4
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: GREEN, PLASTIC, HTQFP-100
文件頁數: 8/63頁
文件大小: 320K
代理商: THS8083APZPG4
33
Alternatively, if an external sync separator is present that generates HS and VS from CS, the separated signals can
be fed to the corresponding inputs on the THS8083A and PFD_FREEZE can be left unused. As long as HS has one
pulse per line, the PLL can lock correctly and the HS frequency monitoring register will return the correct value. VS
is only used by the field/frame frequency monitoring register and this will return the correct value as long as VS has
one pulse per field/frame. Both options are shown in Figure 24.
Ext. Logic
PFD_FREEZE
CS
THS8083A
HS
Frame Period
PFD_FREEZE High in VBI on Lines Where CS
Has Multiple Rising/Falling Edges Per Line
Option 1: Using PFD_FREEZE
Sync.
Separator
CS
THS8083A
HS
Option 2: Using HS Derived From CS
PFD_FREEZE
VS
Figure 34. Using THS8083A With a Composite Sync
as Note that the slicer only works when no video levels are lower than the blanking level and when the internal clamp
circuit is used. This is normally satisfied for G and Y channels, but not for U and V channels. To prevent unnecessary
toggling of the CS output signal, the CS output is switched off (i.e. HI-Z) automatically when mid-level clamping is
chosen for channel 1 (i.e., CLP1_RG=1 in register <CLP_CTRL>).
The source for the slicer is either Ch1 or the dedicated input CS_IN, as selected by register CS_SEL. It is
recommended to use the dedicated input by ac-coupling the Y/G signal input to both Ch1 and CS_IN (using
independent coupling capacitors). The THS8083A performs independent clamping on both inputs.
NOTE:In this revision-A silicon, PDF_FREEZE keeps the DTO output frequency constant and
disables the phase-frequency detector (PFD) from internally updating its error value at every
active edge of HS (this was not the case in prerevision-A versions). Therefore, when
PFD_FREEZE is asserted, the PLL effectively ignores incoming pulses on the HS terminal.
In this revision-A silicon, users do not need to provide an external dc biasing to the Y/G channel
since now a dedicated input terminal for composite sync slicing is provided. This was not the
case in prerevision-A versions, where the sync could only be extracted from Channel1 and a
clamp diode had to be used to establish an initial clamping level. This method is described in
the following section.
When using the dedicated CS_IN terminal, the G/Y signal should be ac-coupled to this terminal
independently from Ch1, i.e., the G/Y signal is routed via a coupling capacitor to CS_IN and
via a second coupling capacitor to Ch1. This is because the THS8083A imposes an
independent (programmable) clamp level for the sync input.
相關PDF資料
PDF描述
THS8083CPZP SPECIALTY CONSUMER CIRCUIT, PQFP100
THS8133ACPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHPG4 PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133CPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
相關代理商/技術參數
參數描述
THS8083CPZP 制造商:Rochester Electronics LLC 功能描述:- Bulk
THS8083EVM 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk
THS8083T 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL
THS8-10R-D 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8133 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
主站蜘蛛池模板: 临泉县| 千阳县| 吴旗县| 巫山县| 建阳市| 泗洪县| 枝江市| 绥棱县| 隆安县| 平远县| 满城县| 宁海县| 屏南县| 雷波县| 赞皇县| 曲周县| 大安市| 洛宁县| 呼和浩特市| 区。| 潮州市| 珲春市| 洱源县| 镇赉县| 米易县| 温州市| 钟山县| 永泰县| 禹州市| 原平市| 中方县| 鄂托克旗| 南昌县| 喀什市| 平原县| 葫芦岛市| 乐清市| 开江县| 溆浦县| 普定县| 井研县|