- 您現在的位置：買賣IC網 > PDF目錄382686 > TSB12LV01APZ (Texas Instruments, Inc.) High-Speed Serial-Bus Link-Layer Controller PDF資料下載
參數資料
| 型號： | TSB12LV01APZ |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | High-Speed Serial-Bus Link-Layer Controller |
| 中文描述： | 高速串行總線鏈路層控制器 |
| 文件頁數： | 15/71頁 |
| 文件大小： | 267K |
| 代理商： | TSB12LV01APZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
2–1
2 Architecture
2.1
Functional Block Diagram
The functional block architecture of the TSB12LV01A is shown in Figure 2–1.
Transmitter
Cycle Timer
Cycle Monitor
CRC
Receiver
Configuration Registers
GRF
ITF
ATF
P
h
y
s
i
c
a
l
I
n
t
e
r
f
a
c
e
H
o
s
t
I
n
t
e
r
f
a
c
e
Figure 2–1. TSB12LV01A Block Diagram
2.1.1
Physical Interface
The physical (PHY) interface provides PHY-level services to the transmitter and receiver. This includes gain-
ing access to the serial bus, sending packets, receiving packets, sending and receiving acknowledge pack-
ets, and reading and writing PHY registers.
The PHY interface module also interfaces to the PHY chip and conforms to the PHY-link interface specifica-
tion described in Annex J of the IEEE 1394-1995 standard (refer to Section 7 of this document for more infor-
mation).
2.1.2
The transmitter retrieves data from either the ATF or the ITF and creates correctly formatted serial-bus
packets to be transmitted through the PHY interface. When data is present at the ATF interface to the
transmitter, the TSB12LV01A PHY interface requests the serial bus and upon receiving a grant, sends a
packet. When data is present at the ITF interface to the transmitter, the TSB12LV01A arbitrates for the serial
bus during the next isochronous cycle. The transmitter autonomously sends the cycle-start packets when
the chip is the cycle master. The PHY interface provides PHY-level services to the transmitter and receiver.
This includes gaining access to the serial bus, sending packets, receiving packets, and receiving status from
the physical layer.
Transmitter
相關PDF資料 |
PDF描述 |
|---|---|
| TSB3055 | IC APEX 20KE FPGA 300K 240-PQFP |
| TSB41AB3 | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41BA3-EP | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41LV03PFP | IC APEX 20KE FPGA 600K 652-BGA |
| TSB41AB2I | IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB12LV01B | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 HIGH SPEED SERIAL BUS LINK LAYER CONTROLLER |
| TSB12LV01B-EP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic High Performance 1394 3.3V Link Layer for Telecom. Embedded & Indust. App. |
| TSB12LV01BIPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BIPZTEP | 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
發布緊急采購，3分鐘左右您將得到回復。