- 您現在的位置：買賣IC網 > PDF目錄382686 > TSB12LV01APZ (Texas Instruments, Inc.) High-Speed Serial-Bus Link-Layer Controller PDF資料下載
參數資料
| 型號： | TSB12LV01APZ |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | High-Speed Serial-Bus Link-Layer Controller |
| 中文描述： | 高速串行總線鏈路層控制器 |
| 文件頁數： | 51/71頁 |
| 文件大小： | 267K |
| 代理商： | TSB12LV01APZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
5–3
5.4
Host-Interface Timing Requirements, T
A
= 25
°
C (See Note 3)
PARAMETER
MIN
MAX
UNIT
tc1
tw1(H)
tw1(L)
tsu1
th1
tsu2
th2
tsu3
th3
tsu4
th4
NOTE 3: These parameters are not production tested.
Cycle time, BCLK (see Figure 6–1)
20
111
ns
Pulse duration, BCLK high (see Figure 6–1)
10
ns
Pulse duration, BCLK low (see Figure 6–1)
Setup time, DATA0 – DATA31 valid before BCLK
↑
(see Figures 6–2, 6–4, 6–6)
Hold time, DATA0 – DATA31 invalid after BCLK
↑
(see Figures 6–2, 6–4, 6–6)
Setup time, ADDR0–ADDR7 valid before BCLK
↑
(see Figures 6–2, 6–3, 6–4)
Hold time, ADDR0 – ADDR7 invalid after BCLK
↑
(see Figures 6–2, 6–3, 6–4)
Setup time, CS
↓
before BCLK
↑
(see Figures 6–2, 6–3, 6–4)
Hold time, CS
↑
after BCLK
↑
(see Figures 6–2, 6–3, 6–4)
Setup time, WR valid before BCLK
↑
(see Figures 6–2, 6–3, 6–4)
Hold time, WR invalid after BCLK
↑
(see Figures 6–2, 6–3, 6–4)
10
ns
4
ns
2
ns
8
ns
2
ns
8
ns
2
ns
8
ns
2
ns
5.5
Host-Interface Switching Characteristics Over Operating Free-Air
Temperature Range, C
L
= 45 pF (unless otherwise noted)
PARAMETER
Delay time, BCLK
↑
to CA
↓
(see Figures 6–2, 6–3, 6–5, 6–6, 6–7)
Delay time, BCLK
↑
to CA
↑
(see Figures 6–2, 6–3, 6–5, 6–6, 6–7)
Delay time, BCLK
↑
to DATA0 – DATA31 valid
(see Figures 6–3, 6–4, 6–5, 6–7 and Note 3)
MIN
MAX
UNIT
td1
td2
2.5
8
ns
2.5
8
ns
td3
2.5
10
ns
td4
Delay time, BCLK
↑
to DATA0 – DATA31 invalid
(see Figures 6–3, 6–4, 6–5, 6–7 and Note 3)
2.5
10
ns
NOTE 3: These parameters are not production tested.
5.6
Phy-Interface Timing Requirements Over Operating Free-Air
Temperature Range (See Note 3)
PARAMETER
MIN
MAX
UNIT
tc2
tw2(H)
tw2(L)
tsu5
th5
tsu6
th6
NOTE 3: These parameters are not production tested.
Cycle time, SCLK (see Figure 6–8)
20.347
20.343
ns
Pulse duration, SCLK high (see Figure 6–8)
9
ns
Pulse duration, SCLK low (see Figure 6–8)
Setup time, D0 – D7 valid before SCLK
↑
(see Figure 6–10)
Hold time, D0 – D7 invalid after SCLK
↑
(see Figure 6–10)
Setup time, CTL0 – CTL1 valid before SCLK
↑
(see Figure 6–10)
Hold time, CTL0 – CTL1 invalid after SCLK
↑
(see Figure 6–10)
9
ns
6
ns
1
ns
6
ns
1
ns
相關PDF資料 |
PDF描述 |
|---|---|
| TSB3055 | IC APEX 20KE FPGA 300K 240-PQFP |
| TSB41AB3 | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41BA3-EP | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41LV03PFP | IC APEX 20KE FPGA 600K 652-BGA |
| TSB41AB2I | IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB12LV01B | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 HIGH SPEED SERIAL BUS LINK LAYER CONTROLLER |
| TSB12LV01B-EP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic High Performance 1394 3.3V Link Layer for Telecom. Embedded & Indust. App. |
| TSB12LV01BIPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BIPZTEP | 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
發布緊急采購，3分鐘左右您將得到回復。