- 您現在的位置：買賣IC網 > PDF目錄382686 > TSB12LV01APZ (Texas Instruments, Inc.) High-Speed Serial-Bus Link-Layer Controller PDF資料下載
參數資料
| 型號： | TSB12LV01APZ |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | High-Speed Serial-Bus Link-Layer Controller |
| 中文描述： | 高速串行總線鏈路層控制器 |
| 文件頁數： | 41/71頁 |
| 文件大?。?/td> | 267K |
| 代理商： | TSB12LV01APZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
4–3
4.1.3
The quadlet-receive format is shown in Figure 4–3. The first quadlet read from the FIFO is the packet token
described in Section 3.3.4. The first 16 bits of the second quadlet contain the destination node and bus ID,
and the remaining 16 bits contain packet–control information. The first 16 bits of the third quadlet contain
the node and bus ID of the source, and the remaining 16 bits of the third quadlet and the entire fourth quadlet
contain the 48–bit, quadlet–aligned destination offset address. The fifth quadlet contains data used by write
requests and read responses. For read requests and write responses, the quadlet data field is omitted. The
first quadlet (the packet token) contains packet–reception status, added by the TSB12LV01A.
Quadlet Receive
0
1 2
3
4
5 6
7
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
tLabel
rt
tCode
priority
sourceID
destinationOffsetHigh
destinationOffsetLow
quadlet data (for write request and read response)
destinationID
P
spd
WriteCount
tCode
ackSent
Figure 4–3. Quadlet-Receive Format
Table 4–3. Quadlet-Receive Format Functions
FIELD NAME
DESCRIPTION
PacCo
Packet complete. When PacCo = 1, the next block of data is the last one for the packet.
When PacCo = 0, the next block of data is just another block of the current packet.
spd
This field indicates the speed at which this packet was sent. 00 = 100 Mbits/s, 01 = 200
Mbits/s, 10 = 400 Mbits/s, and 11 is undefined for this implementation.
WriteCount
WriteCount indicates the number of data quadlets in the packet.
tCode
tCode is the transaction code for this packet (See Table 6–10 of the IEEE 1394-1995
standard).
ackSent
This field holds the acknowledge sent by the receiver for this packet. (See Table 6–13 of the
IEEE 1394-1995 standard).
destinationID
This is the concatenation of the 10-bit bus number and the 6-bit node number that forms the
node address to which this packet is being sent.
tLabel
This field is the transaction label, which is a unique tag for each outstanding transaction
between two nodes. This is used to pair up a response packet with its corresponding request
packet.
rt
The retry code for this packet is 00 = new, 01 = retry_X, 10 = retryA, and 11 = retryB.
priority
The priority level for this packet. For cable implementation, the value of the bits must be zero.
For backplane implementation, see clause 5.4.1.3 and 5.4.2.1 of the IEEE 1394-1995
standard.
相關PDF資料 |
PDF描述 |
|---|---|
| TSB3055 | IC APEX 20KE FPGA 300K 240-PQFP |
| TSB41AB3 | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41BA3-EP | IC APEX 20KE FPGA 400K 672-FBGA |
| TSB41LV03PFP | IC APEX 20KE FPGA 600K 652-BGA |
| TSB41AB2I | IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB12LV01B | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 HIGH SPEED SERIAL BUS LINK LAYER CONTROLLER |
| TSB12LV01B-EP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic High Performance 1394 3.3V Link Layer for Telecom. Embedded & Indust. App. |
| TSB12LV01BIPZT | 功能描述:1394 接口集成電路 High Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BIPZTEP | 功能描述:1394 接口集成電路 Mil Enh Hi Perf 1394 3.3V Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV01BPZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
發布緊急采購，3分鐘左右您將得到回復。