- 您現在的位置：買賣IC網 > PDF目錄365967 > TSB12LV32-EP IC APEX 20KE FPGA 100K 324-FBGA PDF資料下載
參數資料
| 型號： | TSB12LV32-EP |
| 英文描述： | IC APEX 20KE FPGA 100K 324-FBGA |
| 中文描述： | 軍事增強塑料電機及電子學工程師聯合會1394-1995和P1394a兼容通用鏈路層控制器 |
| 文件頁數： | 102/106頁 |
| 文件大小： | 605K |
| 代理商： | TSB12LV32-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁當前第102頁第103頁第104頁第105頁第106頁
8
–
9
consecutive isochronous packets during a single isochronous period. Unless multispeed concatenation is
enabled, all packets transmitted during a single bus ownership must be of the same speed (since the speed
of the packet is set before the first packet). If multispeed concatenation is enabled (when the EMSC bit of
Phy register 5 is set), the TSB12LV32 must specify the speed code of the next concatenated packet on the
D terminals when it asserts hold on the CTL terminals at the end of a packet. The encoding for this speed
code is the same as the speed code that precedes received packet data as given in Table 8
–
11.
After sending the last packet for the current bus ownership, the TSB12LV32 releases the bus by asserting
Idle on the CTL terminals for two clock cycles. The Phy begins asserting Idle on the CTL terminals one clock
after sampling Idle from the link. Note that whenever the D and CTL terminals change direction between
the Phy and the TSB12LV32, there is an extra clock period allowed so that both sides of the interface can
operate on registered versions of the interface signals.
00
00
00
00
01
00
(f)
SPD
00
10
(g)
(e)
(d)
(c)
(b)
(a)
01
00
00
00
00
00
11
dn
d0
Link controls CTL and D
Phy CTL and D outputs are High Impedance
D0
–
D7
CTL0, CTL1
SYSCLK
NOTE: SPD = Speed code, see Table 8
–
11, d0
–
dn = Packet data
Figure 8
–
6. Normal Packet Transmission Timing
The sequence of events for a normal packet transmission is as follows:
Transmit operation initiated. The Phy asserts grant on the CTL lines followed by Idle to hand over
control of the interface to the link so that the link may transmit a packet. The Phy releases control
of the interface (i.e., it places its CTL and D outputs in a high-impedance state) following the idle
cycle.
Optional idle cycle. The link may assert at most one Idle cycle preceding assertion of either hold
or transmit. This idle cycle is optional; the link is not required to assert Idle preceding either hold
or transmit.
Optional hold cycles. The link may assert hold for up to 47 cycles preceding assertion of transmit.
These hold cycle(s) are optional; the link is not required to assert hold preceding transmit.
相關PDF資料 |
PDF描述 |
|---|---|
| TSB12LV01B-EP | FPGA (Field-Programmable Gate Array) |
| TSB12LV01BPZ | FPGA (Field-Programmable Gate Array) |
| TSB12LV26-EP | 672-pin FineLine BGA |
| TSB12LV22PZP | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB12LV26PZ | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB12LV32I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 and P1394a Compliant General-Purpose Link-Layer Controller |
| TSB12LV32IPZ | 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV32IPZEP | 制造商:Texas Instruments 功能描述:1394 I-TEMP 1394 GENERAL-PURPOSE LINK LAYER CONTROLLER (GP2L - Rail/Tube |
| TSB12LV32IPZG4 | 功能描述:1394 接口集成電路 General Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV32PZ | 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。