- 您現在的位置：買賣IC網 > PDF目錄365967 > TSB12LV32-EP IC APEX 20KE FPGA 100K 324-FBGA PDF資料下載
參數資料
| 型號： | TSB12LV32-EP |
| 英文描述： | IC APEX 20KE FPGA 100K 324-FBGA |
| 中文描述： | 軍事增強塑料電機及電子學工程師聯合會1394-1995和P1394a兼容通用鏈路層控制器 |
| 文件頁數： | 78/106頁 |
| 文件大小： | 605K |
| 代理商： | TSB12LV32-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
6
–
3
power up. Hardware will check to insure the second quadlet is indeed the complement (logical inverse) of
the first quadlet. If there are any errors associated with the self-ID process, a self-ID interrupt will be
generated and the self-ID check register at 38h will be updated to reflect the error(s). This option can be
turned off by setting the FULLSID bit in the control register at 08h to 0.
6.5
Each quadlet in the GRF is internally 33-bits wide. The most significant bit (extra bit) is used to indicate
whether it is a packet token or a regular received quadlet (received header CRC and data CRC are checked
and not stored in GRF). This bit is called the CD bit, which value is reflected in bit #16 of the FIFO status
register. If CD bit is 1, the next quadlet read from the GRF is a packet token. If the CD bit is 0, the next quadlet
read from the GRF is a regular received quadlet. A packet token is stored as the first quadlet for each
received confirmed packet. The definition for packet token is shown in Table 6-1. Bit 0 is most significant
bit and bit 32 is the least significant bit.
GRF Stored Data Format
Table 6
–
1. Packet Token Definition
BITS
NAME
DESCRIPTION
0
CD
CD bit is 1 for packet token. This bit should only be read from the FIFO status
Register at 30h
1
–
2
Reserved
Reserved
3
–
16
QUADLET_COUNT
Expected quadlet count after packet token for this received packet.
17
–
19
Reserved
Reserved
20
–
24
ackCode
If bit 20 is 0, bits[21:24] are used as the Ack code that was sent back to the
transmitting node. If bit 20 is 1, it is an error condition and an error Ack code is sent to
the transmitting node.
25
–
26
Reserved
Reserved
27
–
28
SPEED
The speed code for the received packet.
00
–
100 Mb/s
01
–
200 Mb/s
10
–
400 Mb/s
29
–
32
Reserved
Reserved
相關PDF資料 |
PDF描述 |
|---|---|
| TSB12LV01B-EP | FPGA (Field-Programmable Gate Array) |
| TSB12LV01BPZ | FPGA (Field-Programmable Gate Array) |
| TSB12LV26-EP | 672-pin FineLine BGA |
| TSB12LV22PZP | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| TSB12LV26PZ | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB12LV32I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394-1995 and P1394a Compliant General-Purpose Link-Layer Controller |
| TSB12LV32IPZ | 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV32IPZEP | 制造商:Texas Instruments 功能描述:1394 I-TEMP 1394 GENERAL-PURPOSE LINK LAYER CONTROLLER (GP2L - Rail/Tube |
| TSB12LV32IPZG4 | 功能描述:1394 接口集成電路 General Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB12LV32PZ | 功能描述:1394 接口集成電路 General-Purpose Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。